- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1984 > AD7888ARZ-REEL (Analog Devices Inc)IC ADC 12BIT 8CH SRL 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7888ARZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 8CH SRL 16-SOIC |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標準包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 3.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極 |
AD7888
–13–
SERIAL INTERFACE
Figure 16 shows the detailed timing diagram for serial interfac-
ing to the AD7888. The serial clock provides the conversion
clock and also controls the transfer of information to and from
the AD7888 during conversion.
CS initiates the data transfer and conversion process. For the
autoshutdown mode, the first falling edge of SCLK after the
falling edge of
CS wakes up the part. In all cases, it gates the
serial clock to the AD7888 and puts the on-chip track/hold into
track mode. The input signal is sampled on the second rising
edge of the SCLK input after the falling edge of
CS. Thus, the
first one and one-half clock cycles after the falling edge of
CS is
when the acquisition of the input signal takes place. This time is
denoted as the acquisition time (tACQ). In autoshutdown mode,
the acquisition time must allow for the wake-up time of 5
s. The
on-chip track/hold goes from track mode to hold mode on the
second rising edge of SCLK and a conversion is also initiated on
this edge. The conversion process takes a further fourteen and
one-half SCLK cycles to complete. The rising edge of
CS will
put the bus back into three-state. If
CS is left low a new conver-
sion will be initiated.
The input channel that is sampled is the one selected in the
previous write to the Control Register. Thus, the user must
write ahead of the channel for conversion. In other words, the
user must write the channel address for the next conversion
while the present conversion is in progress.
DONTC
REF
ZERO
ADD2
ADD1
ADD0
PM1
PM0
SCLK
15
6
15
DOUT
DIN
23
4
16
t1
tACQ
tCONVERT
t2
t6
t7
t3
t8
DB11
DB0
DB10
DB9
4 LEADING ZEROS
CS
THREE-
STATE
t4
t5
THREE-
STATE
Figure 16. Serial Interface Timing Diagram
Writing of information to the Control Register takes place on
the first eight rising edges of SCLK in a data transfer. The Con-
trol Register is always written to when a data transfer takes
place. The user must be careful to always set up the correct
information on the DIN line when reading data from the part.
Sixteen serial clock cycles are required to perform the conver-
sion process and to access data from the AD7888. In applica-
tions where the first serial clock edge, following
CS going low, is
a falling edge, this edge clocks out the first leading zero. Thus,
the first rising clock edge on the SCLK clock has the first lead-
ing zero provided. In applications where the first serial clock
edge, following
CS going low, is a rising edge, the first leading
zero may not be set up in time for the processor to read it cor-
rectly. However, subsequent bits are clocked out on the falling
edge of SCLK so they are provided to the processor on the
following rising edge. Thus, the second leading zero is clocked
out on the falling edge subsequent to the first rising edge. The
final bit in the data transfer is valid on the 16th rising edge,
having being clocked out on the previous falling edge.
NOTE: The mark space ratio for SCLK is specified for at least
40% high time (with corresponding 60% low time) or 40% low
time (with corresponding 60% high time). As the SCLK frequency
is reduced, the mark space ratio may vary provided the conver-
sion time never exceeds 50
s—to avoid capacitive droop effects.
REV. C
相關PDF資料 |
PDF描述 |
|---|---|
| AD7889-1ACBZ-500R7 | IC ADC 12BIT CTRLR TOUCH 12WLCSP |
| AD7892ANZ-2 | IC ADC 12BIT LP 500KSPS 24DIP |
| AD7893BRZ-2REEL7 | IC ADC 12BIT SRL T/H LP 8SOIC |
| AD7894BR-3 | IC ADC 14BIT SRL T/H LP 8-SOIC |
| AD7895BRZ-10REEL | IC ADC 12BIT SRL 5V 8SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7888ARZ-REEL7 | 功能描述:IC ADC 12BIT 8CH SRL 16-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7888BR | 制造商:Analog Devices 功能描述:ADC Single SAR 125ksps 12-bit Serial 16-Pin SOIC N |
| AD7888BR-REEL | 功能描述:IC ADC 12BIT 8CHAN SRL 16SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7888BR-REEL7 | 功能描述:IC ADC 12BIT 8CHAN SRL 16SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7888BRZ | 功能描述:IC ADC 12BIT SRL 125KSPS 16SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。