- 您現在的位置：買賣IC網 > PDF目錄10277 > AD7887ARM (Analog Devices Inc)IC ADC 12BIT 2CH SRL 8-MSOP PDF資料下載
參數資料
| 型號： | AD7887ARM |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 2CH SRL 8-MSOP |
| 設計資源： | Software Calibrated, 1 MHz to 8 GHz, 70 dB RF Power Measurement System Using AD8318 (CN0150) |
| 標準包裝： | 50 |
| 位數： | 12 |
| 采樣率（每秒）： | 125k |
| 數據接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 3.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 8-MSOP |
| 包裝： | 管件 |
| 輸入數目和類型： | 2 個單端，單極 |
AD7887
Rev. D | Page 17 of 24
SERIAL INTERFACE
Figure 21 shows the detailed timing diagrams for serial
interfacing to the AD7887. The serial clock provides the
conversion clock and also controls the transfer of information
to and from the AD7887 during conversion.
CS initiates the data transfer and conversion process. For some
modes, the falling edge of CS wakes up the part. In all cases, it
gates the serial clock to the AD7887 and puts the on-chip
track/hold into track mode. The input signal is sampled on the
second rising edge of the SCLK input after the falling edge of
CS. Thus, the first one and one-half clock cycles after the falling
edge of CS are when the acquisition of the input signal takes
place. This time is denoted as the acquisition time (tACQ). In
modes where the falling edge of CS wakes up the part, the
acquisition time must allow for the wake-up time of 5 μs. The
on-chip track/hold goes from track mode to hold mode on the
second rising edge of SCLK, and a conversion is also initiated
on this edge. The conversion process takes an additional
fourteen and one-half SCLK cycles to complete. The rising edge
of CS puts the bus back into three-state. If CS is left low, a new
conversion can be initiated.
In dual-channel operation, the input channel that is sampled is
the one that was selected in the previous write to the control
register. Thus, in dual-channel operation, the user must write
the channel address for the next conversion while the present
conversion is in progress.
Writing of information to the control register takes place on the
first eight rising edges of SCLK in a data transfer. The control
register is always written to when a data transfer takes place.
However, the AD7887 can be operated in a read-only mode by
tying DIN low, thereby loading all 0s to the control register
every time. When operating the AD7887 in write/read mode,
the user must be careful to always set up the correct
information on the DIN line when reading data from the part.
Sixteen serial clock cycles are required to perform the con-
version process and to access data from the AD7887. In
applications where the first serial clock edge following CS going
low is a falling edge, this edge clocks out the first leading zero.
Thus, the first rising clock edge on the SCLK clock has the first
leading zero provided. In applications where the first serial
clock edge following CS going low is a rising edge, the first
leading zero may not be set up in time for the processor to read
it correctly. However, subsequent bits are clocked out on the
falling edge of SCLK so that they are provided to the processor
on the following rising edge. Thus, the second leading zero is
clocked out on the falling edge subsequent to the first rising
edge. The final bit in the data transfer is valid on the 16th rising
edge, having been clocked out on the previous falling edge.
DONTC
ZERO
0
M
P
1
M
P
H
C
L
A
U
D
/
N
I
S
F
E
R
SCLK
6
5
1
15
DOUT
DIN
23
4
16
t1
tACQ
tCONVERT
t2
t6
t7
t3
t8
DB11
DB0
DB10
DB9
THREE-
STATE
FOUR LEADING ZEROS
CS
THREE-
STATE
t4
t5
06
19
1-
0
21
Figure 21. Serial Interface Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B50-MW-S | CONVERTER MOD DC/DC 5V 100W |
| VI-2N4-IU-S | CONVERTER MOD DC/DC 48V 200W |
| VI-B4X-MW-S | CONVERTER MOD DC/DC 5.2V 100W |
| VI-2N3-IU-S | CONVERTER MOD DC/DC 24V 200W |
| VI-B4V-MW-S | CONVERTER MOD DC/DC 5.8V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7887ARM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 125ksps 12-bit Serial 8-Pin MSOP T/R |
| AD7887ARM-REEL7 | 功能描述:IC ADC 12BIT 2CH SRL 8-MSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7887ARMZ | 功能描述:IC ADC 12BIT 2CH SRL 8MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7887ARMZ | 制造商:Analog Devices 功能描述:IC ADC 12BIT 125KSPS MSOP-8 |
| AD7887ARMZ-REEL | 功能描述:IC ADC 12BIT 2CH SRL 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率（每秒）:15 數據接口:MICROWIRE?，串行，SPI? 轉換器數目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
發(fā)布緊急采購，3分鐘左右您將得到回復。