- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10038 > AD7884APZ (Analog Devices Inc)IC ADC 16BIT SAMPLING HS 44PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7884APZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 15/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SAMPLING HS 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 166k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 325mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
| 輸入數(shù)目和類(lèi)型： | 1 個(gè)差分，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)
REV. E
AD7884/AD7885
–8–
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Bipolar Zero Error
This is the deviation of the midscale transition (all 0s to all 1s)
from the ideal (AGND).
Positive Gain Error
This is the deviation of the last code transition (01 . . . 110 to
01 . . . 111) from the ideal (+VREF+S – 1 LSB) after bipolar zero
error has been adjusted out.
Negative Gain Error
This is the deviation of the first code transition (10 . . . 000 to
10 . . . 001) from the ideal (–VREF+S + 1 LSB) after bipolar zero
error has been adjusted out.
Signal-to-(Noise + Distortion) Ratio
This is the measured ratio of signal-to-(noise + distortion) at the
output of the A/D converter. The signal is the rms amplitude of
the fundamental. Noise is the rms sum of all nonfundamental
signals up to half the sampling frequency (fS/2), excluding dc.
The ratio is dependent upon the number of quantization levels
in the digitization process; the more levels, the smaller the quan-
tization noise. The theoretical signal-to-(noise + distortion) ratio
for an ideal N-bit converter with a sine wave input is given by
Signal to Noise
Distortion
N
dB
+
() =+
()
602
1 76
..
Thus for an ideal 16-bit converter, this is 98 dB.
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7884/AD7885, it is
defined as
THD dB
VVV
V
()
log
=
++
+
20
2
3
2
4
2
5
2
6
2
1
where V1 is the rms amplitude of the fundamental and V2, V3,
V4, V5, and V6 are the rms amplitudes of the second through the
sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the rms
value of the next largest component in the ADC output spectrum
(up to fS/2 and excluding dc) to the rms value of the fundamental.
Normally, the value of this specification is determined by the larg-
est harmonic in the spectrum, but for parts where the harmonics
are buried in the noise floor, it will be a noise peak.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
fb, any active device with nonlinearities will create distortion
products at sum and difference frequencies of mfa
± nfb where
m, n = 0, 1, 2, 3, and so on. Intermodulation terms are those for
which neither m nor n are equal to zero. For example, the second
order terms include (fa + fb) and (fa – fb), while the third order
terms include (2fa + fb), (2fa – fb), (fa + 2fb), and (fa – 2fb).
The AD7884/AD7885 is tested using the CCIFF standard where
used. In this case, the second and third order terms are of different
significance. The second order terms are usually distanced in
frequency from the original sine waves while the third order terms
are usually at a frequency close to the input frequencies. As a
result, the second and third order terms are specified separately.
The calculation of the intermodulation distortion is as per the THD
specification, where it is the ratio of the rms sum of the individual
distortion products to the rms amplitude of the fundamental
expressed in dB.
Power Supply Rejection Ratio
This is the ratio of the change in positive gain error to the change
in VDD or VSS, in dB. It is a dc measurement.
OPERATIONAL DIAGRAM
An operational diagram for the AD7884/AD7885 is shown in
Figure 6. It is set up for an analog input range of
±5 V. If a ±3 V
input range is required, A1 should drive
±3V
INS and
±3V
INF
with
±5VINS, ±5VINF being tied to system AGND.
3VINF
5VINF
–5V
+5V
AD711, AD845,
OR AD817
AD817
AGNDS
AGNDF
AD7884/
AD7885
AD845, AD817,
OR EQUIVALENT
NOTE: POWER SUPPLY DECOUPLING NOT SHOWN
GND
DGND
VDD = +5V
CONTROL
INPUTS
VINV
VREF+S
VREF+F
VREF–
3VINS
5VINS
AVSS
VDD
AVDD
VSS
VIN
AD780
2
6
8
4
10 F
A1
A2
A3
A4
DATA
OUTPUTS
AD845, AD817,
OR EQUIVALENT
Figure 6. AD7884/AD7885 Operational Diagram
The chosen input buffer amplifier (A1) should have low noise and
distortion and fast settling time for high bandwidth applications.
The AD711, AD845, and AD817 are suitable op amps.
A2 is the force, sense amplifier for AGND. The AGNDS pin
should be at zero potential. Therefore, the amplifier must have a
low input offset voltage and good noise performance. It must
also have the ability to deal with fast current transients on the
AGNDS pin. The AD817 has the required performance and is
the recommended amplifier.
If AGNDS and AGNDF are simply tied together to star
ground instead of buffering, the SNR and THD are not signifi-
cantly degraded. However, dc specifications like INL, bipolar
zero, and gain error will be degraded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNP-IV-F2 | CONVERTER MOD DC/DC 13.8V 150W |
| VE-J64-MW-B1 | CONVERTER MOD DC/DC 48V 100W |
| AD9271BSVZRL-40 | IC ADC OCT 12BIT 40MSPS 100-TQFP |
| MS27474E10B99SC | CONN RCPT 7POS JAM NUT W/SCKT |
| AD1671JQ | IC ADC SNGL 12BIT 28-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7884APZ-REEL | 功能描述:IC ADC 16BIT SAMPLING HS 44PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
| AD7884AQ | 功能描述:IC ADC 16BIT SAMPLING HS 40-CDIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極 |
| AD7884BP | 制造商:Analog Devices 功能描述:ADC Single 2-Step Flash 166ksps 16-bit Parallel 44-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:16-BIT PARAL.SAMPL.ADC IC - Bulk |
| AD7884BP-REEL | 制造商:Analog Devices 功能描述:ADC Single 2-Step Flash 166ksps 16-bit Parallel 44-Pin PLCC T/R 制造商:Analog Devices 功能描述:16-BIT PARAL.SAMPL ADC - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:16-BIT PARAL.SAMPL ADC - Tape and Reel |
| AD7884BPZ | 功能描述:IC ADC 16BIT SAMPLING HS 44-PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。