- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373922 > AD7878LP (ANALOG DEVICES INC) IC LOGIC 125 LOW-VOLTAGE SINGLE FET 8-OHM BUS SWITCH -40+85C SC-70-5 3000/REEL PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7878LP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | IC LOGIC 125 LOW-VOLTAGE SINGLE FET 8-OHM BUS SWITCH -40+85C SC-70-5 3000/REEL |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大?。?/td> | 417K |
| 代理商： | AD7878LP |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD7878
–4–
REV. A
PIN FUNCTION DESCRIPTION
Pin
Number
Pin
Mnemonic
Function
1
1
ADD0
Address Input. This control input determines whether the word placed on the output data bus during a read operation is a data
word from the FIFO RAM or the contents of the status/control register. A logic low accesses the data word from Location 0 of
the FIFO while a logic high selects the contents of the register (see Status/Control Register section).
Chip Select. Active low logic input. The device is selected when this input is active.
Dam Memory Write. Active low logic input.
DMWR
is used in conjunction with
CS
low and ADD0 high to write data to the
status/control register. Corresponds to
DMWR
(ADSP-2100), R/
W
(MC68000, TMS32020),
WE
(TMS32010).
Data Memory READ. Active low logic input.
DMRD
is used in conjunction with
CS
low to enable the three-state output buffers.
Corresponds directly to
DMRD
(ADSP-2100),
DEN
(TMS32010).
Active Low Logic Output. This output goes low when the ADC receives a
CONVST
pulse and remains low until the track/hold
has gone into its hold mode. The three-state drivers of the AD7878 can be disabled while the
BUSY
signal is low (see Extended
READ/WRITE section). This is achieved by writing a logic 0 to DB5 (
DISO
) of the status/control register. Writing a logic 1 to
DB5 of the status/control register allows data to be accessed from the AD7878 while BUSY is low.
FIFO Almost Full. A logic low indicates that the word count (i.e., number of conversion results) in the FIFO memory has
reached the programmed word count in the status/control register.
ALFL
is updated at the end of each conversion. The
ALFL
output is reset to a logic high when a word is read from the FIFO memory and the word count is less than the preprogrammed
word count. It can also be set high by writing a logic 1 to DB7 (
ENAF
) of the status/control register.
Digital Ground. Ground reference for digital circuitry.
Digital supply voltage, +5 V
±
5%. Positive supply voltage for digital circuitry.
Data Bit 11 (MSB). Three-state TTL output. Coding for the data words in FIFO RAM is twos complement.
Data Bit 10 to Data Bit 5. Three-state TTL input/outputs.
Data Bit 4 to Data Bit 1. Three-state TTL outputs.
Data Bit 0 (LSB). Three-state TTL output.
Analog positive supply voltage, +5 V
±
5%.
Analog Ground. Ground reference for track/hold, reference and DAC.
Voltage Reference Output. The internal 3 V analog reference is provided at this pin. The external load capability of the reference
is 500
μ
A.
Analog Input. Analog input range is
±
3 V.
Analog negative supply voltage, –5 V
±
5%.
Convert Start. Logic input. A low to high transition on this input puts the track/hold into its hold mode and starts conversion.
The
CONVST
input is asynchronous to CLK IN and independent of
CS
,
DMWR
and
DMRD
.
Reset. Active low logic input. A logic low sets the words in FIFO memory to 1000 0000 0000 and resets the
ALFL
output and
status/control register.
Clock Input. TTL-compatible logic input. Used as the clock source for the A/D converter. The mark-space ratio of this clock can
vary from 35/65 to 65/35.
1
2
1
3
CS
DMWR
1
4
DMRD
1
5
BUSY
1
6
ALFL
1
7
1
8
1
9
10–15
16–19
20
21
22
23
DGND
V
CC
DB11
DB10–DB5
DB4–DB1
DB0
V
DD
AGND
REF OUT
24
25
26
V
IN
V
SS
CONVST
27
RESET
28
CLK IN
PIN CONFIGURATIONS
LCCC
PLCC
DIP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7878JN | LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface |
| AD7878JP | LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface |
| AD7880 | Enclosed Switches Series LS: Rod - Adjustable; 1NC 1NO DPDT Snap Action, Double Break; 0.5 in - 14NPT conduit; Plug-in |
| AD7880CR | LC2MOS Single +5 V Supply, Low Power, 12-Bit Sampling ADC |
| AD7880BN | LC2MOS Single +5 V Supply, Low Power, 12-Bit Sampling ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7878LPZ | 功能描述:IC ADC 12BIT W/DSP INT 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7878LPZ-REEL | 功能描述:IC ADC 12BIT W/DSP 28PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7878SE | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface |
| AD7878SE/883B | 制造商:Rochester Electronics LLC 功能描述:COMPLETE 12-BIT ADC IC - Bulk 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD7878SQ | 制造商:Analog Devices 功能描述:ADC SGL SAR 100KSPS 12-BIT PARALLEL 28CDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:COMPLETE 12 BIT ADC IC - Bulk 制造商:Analog Devices 功能描述:IC ADC 12BIT W/DSP INT 28-CDIP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC COMPLETE 12 BIT ADC IC 制造商:Analog Devices 功能描述:CONVERTER - ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。