- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373922 > AD7873ACPZ3 (Analog Devices, Inc.) 10-Bit, 60 MSPS ADC SE/Diff, Int/Ext Ref., program. i/p range w/Pwrdown, comp. to ADS822/4/5/6/8 28-SSOP PDF資料下載
參數(shù)資料
| 型號： | AD7873ACPZ3 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 10-Bit, 60 MSPS ADC SE/Diff, Int/Ext Ref., program. i/p range w/Pwrdown, comp. to ADS822/4/5/6/8 28-SSOP |
| 中文描述： | 觸摸屏數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 657K |
| 代理商： | AD7873ACPZ3 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7873
TIMING SPECIFICATIONS
T
A
= T
MIN
to T
MAX
, unless otherwise noted; V
CC
= 2.7 V to 5.25 V, V
REF
= 2.5 V.
Table 2. Timing Specifications
1
Parameter
Limit at T
MIN
, T
MAX
f
DCLK2
10
2
t
ACQ
1.5
t
1
10
t
2
60
t
33
60
t
4
200
t
5
200
t
6
60
t
7
10
t
8
10
t
9
200
t
10
0
t
11
100
t
124
100
Rev. D | Page 5 of 28
Unit
kHz min
MHz max
μs min
ns min
ns max
ns max
ns min
ns min
ns max
ns min
ns min
ns max
ns min
ns max
ns max
Description
Acquisition time
CS falling edge to first DCLK rising edge
CS falling edge to busy three-state disabled
CS falling edge to DOUT three-state disabled
DCLK high pulse width
DCLK low pulse width
DCLK falling edge to BUSY rising edge
Data setup time prior to DCLK rising edge
Data valid to DCLK hold time
Data access time after DCLK falling edge
CS rising edge to DCLK ignored
CS rising edge to BUSY high impedance
CS rising edge to DOUT high impedance
3
1
Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
CC
) and timed from a voltage level of 1.6 V.
2
Mark/Space ratio for the DCLK input is 40/60 to 60/40.
3
Measured with the load circuit of
and defined as the time required for the output to cross 0.4 V or 2.0 V.
Figure 2
4
t
12
is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t
12
, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
Figure 2
. The measured number is then extrapolated
0
200
μ
A
1.6V
200
μ
A
I
OL
I
OH
TO
OUTPUT
PIN
C
L
50pF
Figure 2. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7873ARQ | 10-Bit, 60 MSPS ADC SE/Diff, Int/Ext Ref., program. i/p range w/Pwrdown, comp. to ADS822/4/5/6/8 28-SSOP |
| AD7873ARU | Touch Screen Digitizer |
| AD7873ARUZ | Touch Screen Digitizer |
| AD7873BCP | Touch Screen Digitizer |
| AD7873BRQ | Touch Screen Digitizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7873ACPZ-REEL | 功能描述:IC ADC 12BIT TOUCHSCREEN 16LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 觸摸屏控制器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 類型:- 觸摸面板接口:- 輸入數(shù)/鍵:- 分辨率（位）:- 評估套件:* 數(shù)據(jù)接口:- 數(shù)據(jù)速率/采樣率 (SPS，BPS):- 電壓基準(zhǔn):- 電源電壓:- 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD7873ACPZ-REEL7 | 功能描述:IC ADC 12BIT TOUCHSCREEN 16LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 觸摸屏控制器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 類型:- 觸摸面板接口:- 輸入數(shù)/鍵:- 分辨率（位）:- 評估套件:* 數(shù)據(jù)接口:- 數(shù)據(jù)速率/采樣率 (SPS，BPS):- 電壓基準(zhǔn):- 電源電壓:- 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD7873ARQ | 制造商:Analog Devices 功能描述:TOUCH SCREEN DIGITIZER 制造商:Rochester Electronics LLC 功能描述:2.7V 12-BIT TOUCH SCREEN DIGITIZER I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
| AD7873ARQ-REEL | 制造商:Analog Devices 功能描述:TOUCH SCREEN DIGITIZER 制造商:Rochester Electronics LLC 功能描述:2.7V 12-BIT TOUCH SCREEN DIGITIZER I.C. - Tape and Reel |
| AD7873ARQ-REEL7 | 制造商:Analog Devices 功能描述:TOUCH SCREEN DIGITIZER 制造商:Analog Devices 功能描述:2.7V 12-BIT TOUCH SCREEN DIGITIZER I.C. - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:2.7V 12-BIT TOUCH SCREEN DIGITIZER I.C. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。