- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10064 > AD7872BRZ-REEL (Analog Devices Inc)IC ADC 14BIT SAMPLING 16SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7872BRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SAMPLING 16SOIC |
| 標準包裝： | 1,000 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 83k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 95mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，雙極 |
AD7871/AD7872
–4–
REV. D
AD7871 PIN FUNCTION DESCRIPTION
DIP
No.
Mnemonic
Function
1
CONVST
Convert Start. A low to high transition on this input puts the track/hold into the hold mode. This
input is asynchronous to the CLK.
CS and RD must be held high for the duration of this pulse.
2
CS
Chip Select. Active low logic input. The device is selected when this input is active. With
CONVST
tied low, a new conversion is initiated when
CS goes low.
3
RD
Read. Active low logic input. This input is used in conjunction with
CS low to enable the data outputs.
4
BUSY/INT
Busy/Interrupt. Logic low output indicating converter status. See timing diagrams.
5
CLK
Clock Input. An external TTL-compatible clock may be applied to this input. Alternatively, tying
this pin to VSS enables the internal laser-trimmed oscillator.
6
DB13/HBEN
Data Bit 13 (MSB)/High Byte Enable. The function of this pin is dependent on the state of the
14/
8/CLK input (see Pin 28). When 14-bit data is selected, this pin provides the DB13 output. When
either byte or serial data is selected, this pin becomes the HBEN logic input. HBEN is used for 8-bit
bus interfacing. When HBEN is low, DB7 to DB0 is the lower byte of data. With HBEN high, DB7
to DB0 is the upper byte of data (see Table I).
Table I. Byte Output Format
HBEN DB7
DB6 DB5 DB4 DB3 DB2
DB1 DB0
HIGH LOW LOW DB13 DB12 DB11 DB10 DB9 DB8
LOW
DB7
DB6 DB5 DB4 DB3 DB2
DB1 DB0
7
DB12/
SSTRB
Data Bit 12/Serial Strobe. When 14-bit data is selected, this pin provides the DB12 data output.
Otherwise it is an active low three-state output that provides a framing pulse for serial data.
8
DB11/SCLK
Data Bit 11/Serial Clock. When 14-bit data is selected, this pin provides the DB11 data output.
Otherwise SCLK is the gated serial clock output that is derived from the internal or external ADC
clock. If the 14/
8/CLK input is held at –5 V, then the SCLK runs continuously. With 14/8/CLK at
0 V, it is gated off (three-state) after serial transmission is complete.
9
DB10/SDATA
Data Bit 10/Serial Data. When 14-bit parallel data is selected, this pin provides the DB10 data
output. Otherwise it is the three-state serial data output used in conjunction with SCLK and
SSTRB
in serial data transmission. Serial data is valid on the falling edge of SCLK, when
SSTRB is low.
10–13 DB9–DB6
Three-State Data Outputs controlled by
CS and RD. Their function depends on the state of the
14/
8/CLK and the HBEN inputs. With 14/8/CLK high, they are always DB9–DB6; with 14/8/CLK
low, their function depends on HBEN (see Table I).
14
DGND
Digital Ground. Ground return for digital circuitry.
15–20 DB5/DB13–
Three-State Data Outputs controlled by
CS and RD. Their function depends on the 14/8/CLK
DB0/DB8
and HBEN inputs. With 14/
8/CLK high, they are always DB5–DB0; with 14/8/CLK low or –5 V,
their function is controlled by HBEN (see Table I).
21
VDD
Positive Supply, +5 V
± 5%.
22
AGND
Analog Ground. Ground reference for analog circuitry.
23
CREF
Decoupling point for on-chip reference. Connect 10 nF between this pin and AGND.
24
NC
No Connect.
25
REF OUT
Voltage Reference Output. The internal 3 V reference is provided at this pin. The external load
capability is 500
A.
26
VIN
Analog Input. The input range is
±3 V.
27
VSS
Negative Supply, –5 V
± 5%.
28
14/
8/CLK
Three-Function Input. Defines both the parallel and serial data formats. With this pin at +5 V, the
output data is 14-bit parallel only. With this pin at 0 V, both byte and serial data are available, and
the SCLK is noncontinuous. With this pin at –5 V, both byte and serial data are available and the
SCLK is continuous.
相關PDF資料 |
PDF描述 |
|---|---|
| MS27467T19B32SB | CONN PLUG 32POS STRAIGHT W/SCKT |
| MS27466T21A35PA | CONN RCPT 79POS WALL MNT W/PINS |
| MS3106F28-9S | CONN PLUG 12POS STRAIGHT W/SCKT |
| MS3110F16-8S | CONN RCPT 8POS WALL MNT W/SCKT |
| MS27467T17B26SD | CONN PLUG 26POS STRAIGHT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7872JN | 制造商:Analog Devices 功能描述:ADC Single SAR 83ksps 14-bit Serial 16-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:14-BIT SERIAL ADC IC - Bulk |
| AD7872JNZ | 功能描述:IC ADC 14BIT SAMPLING 16PDIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7872JR | 功能描述:IC ADC 14BIT LC2MOS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7872JR-REEL | 制造商:Analog Devices 功能描述: |
| AD7872JRZ | 功能描述:IC ADC 14BIT LC2MOS 16-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。