參數(shù)資料
型號(hào)： AD7854LARZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 5/28頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT PARALLEL LP 28-SOIC
標(biāo)準(zhǔn)包裝： 27
位數(shù)： 12
采樣率（每秒）： 100k
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 30mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 28-SOIC W
包裝： 管件
輸入數(shù)目和類型： 1 個(gè)偽差分，單極；1 個(gè)偽差分，雙極
產(chǎn)品目錄頁(yè)面： 779 (CN2011-ZH PDF)
AD7854/AD7854L
REV. B
–13–
When using the software conversion start for maximum
throughput, the user must ensure the control register write
operation extends beyond the falling edge of BUSY. The falling
edge of BUSY resets the
CONVST bit to 0 and allows it to be
reprogrammed to 1 to start the next conversion.
TYPICAL CONNECTION DIAGRAM
Figure 8 shows a typical connection diagram for the AD7854/
AD7854L. The AGND and the DGND pins are connected
together at the device for good noise suppression. The first
CONVST applied after power-up starts a self-calibration
sequence. This is explained in the calibration section of the data
sheet. Applying the
RD and CS signals causes the conversion
result to be output on the 12 data pins. Note that after power is
applied to AVDD and DVDD, and the CONVST signal is applied,
the part requires (70 ms + 1/sample rate) for the internal refer-
ence to settle and for the self-calibration to be completed.
4MHz/1.8MHz
OSCILLATOR
AVDD DVDD
AIN(+)
AIN(–)
CREF1
CREF2
DB11
DB0
CONVST
AGND
DGND
CLKIN
REFIN /REFOUT
AD7854/
AD7854L
ANALOG
SUPPLY
+3V TO +5V
0.1 F
10 F
0.1 F
0.01 F
CONVERSION
START SIGNAL
0.1nF EXTERNAL REFERENCE
0.1 F ON-CHIP REFERENCE
0V TO 2.5V
INPUT
OPTIONAL
EXTERNAL
REFERENCE
CS
RD
WR
BUSY
AD780/
REF192
C/ P
HBEN
Figure 8. Typical Circuit
For applications where power consumption is a major concern,
the power-down options can be programmed by writing to the
part. See Power-Down section for more detail on low power
applications.
CIRCUIT INFORMATION
The AD7854/AD7854L is a fast, 12-bit single supply A/D con-
verter. The part requires an external 4 MHz/1.8 MHz master
clock (CLKIN), two CREF capacitors, a CONVST signal to start
conversion and power supply decoupling capacitors. The part
provides the user with track/hold, on-chip reference, calibration
features, A/D converter and parallel interface logic functions on
a single chip. The A/D converter section of the AD7854/
AD7854L consists of a conventional successive-approximation
converter based around a capacitor DAC. The AD7854/
AD7854L accepts an analog input range of 0 to +VREF. VREF
can be tied to VDD. The reference input to the part connected
via a 150 k
resistor to the internal 2.5 V reference and to the
on-chip buffer.
A major advantage of the AD7854/AD7854L is that a conver-
sion can be initiated in software as well as applying a signal to
the
CONVST pin. The part is available in a 28-Lead SSOP
package, and this offers the user considerable space saving advan-
tages over alternative solutions. The AD7854L version typically
consumes only 5.5 mW making it ideal for battery-powered
applications.
CONVERTER DETAILS
The master clock for the part is applied to the CLKIN pin.
Conversion is initiated on the AD7854/AD7854L by pulsing the
CONVST input or by writing to the control register and setting
the CONVST bit to 1. On the rising edge of
CONVST (or at the
end of the control register write operation), the on-chip track/
hold goes from track to hold mode. The falling edge of the CLKIN
signal which follows the rising edge of
CONVST initates the
conversion, provided the rising edge of
CONVST (or WR when
converting via the control register) occurs typically at least 10 ns
before this CLKIN edge. The conversion takes 16.5 CLKIN
periods from this CLKIN falling edge. If the 10 ns setup time is
not met, the conversion takes 17.5 CLKIN periods.
The time required by the AD7854/AD7854L to acquire a signal
depends upon the source resistance connected to the AIN(+)
input. Please refer to the Acquisition Time section for more
details.
When a conversion is completed, the BUSY output goes low,
and the result of the conversion can be read by accessing the
data through the data bus. To obtain optimum performance
from the part, read or write operations should not occur during
the conversion or less than 200 ns prior to the next
CONVST
rising edge. Reading/writing during conversion typically de-
grades the Signal to (Noise + Distortion) by less than 0.5 dBs.
The AD7854 can operate at throughput rates of over 200 kSPS
(up to 100 kSPS for the AD7854L).
With the AD7854L, 100 kSPS throughput can be obtained as
follows: the CLKIN and
CONVST signals are arranged to give
a conversion time of 16.5 CLKIN periods as described above
and 1.5 CLKIN periods are allowed for the acquisition time.
With a 1.8 MHz clock, this gives a full cycle time of 10
s,
which equates to a throughput rate of 100 kSPS.
相關(guān)PDF資料
PDF描述
MS3106A16S-6P CONN PLUG 3POS STRAIGHT W/PINS
MS3102R20-19P CONN RCPT 3POS BOX MNT W/PINS
AD7895ARZ-3 IC ADC 12BIT SRL 5V 8-SOIC
VI-B50-IV-F4 CONVERTER MOD DC/DC 5V 150W
AD7706BNZ IC ADC 16BIT 3CHAN 16DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7854LARZ-REEL 功能描述:IC ADC 12BIT PARALLEL LP 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極
AD7854LBR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit
AD7854SQ 制造商:Rochester Electronics LLC 功能描述:12-BIT SINGLE CH.PARALLEL ADC I.C. - Bulk
AD7856 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
AD7856AN 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin PDIP 制造商:Analog Devices 功能描述:IC 14BIT ADC 7856 DIP24
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*