- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10233 > AD7853ARZ-REEL (Analog Devices Inc)IC ADC 12BIT SRL 200KSPS 24SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7853ARZ-REEL |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/34頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SRL 200KSPS 24SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 33mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類(lèi)型： | 1 個(gè)偽差分，單極；1 個(gè)偽差分，雙極 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
REV. B
–10–
AD7853/AD7853L
CONTROL REGISTER
The arrangement of the control register is shown below. The control register is a write only register and contains 14 bits of data. The
control register is selected by putting two 1s in ADDR1 and ADDR0. The function of the bits in the control register are described
below. The power-up status of all bits is 0.
MSB
ZERO
PMGT1
PMGT0
RDSLT1
RDSLT0
2/
3 MODE
CONVST
CALMD
CALSLT1
CALSLT0
STCAL
LSB
Control Register Bit Function Descriptions
Bit
Mnemonic
Comment
13
ZERO
These four bits must be set to 0 when writing to the control register.
12
ZERO
11
ZERO
10
ZERO
9
PMGT1
Power Management Bits. These two bits are used with the
SLEEP pin for putting the part into various
8
PMGT0
power-down modes (See Power-Down section for more details).
7
RDSLT1
These two bits determine which register is addressed for the read operations. See Table II.
6
RDSLT0
52/
3 MODE
Interface Mode Select Bit. With this bit set to 0, Interface Mode 2 is enabled. With this bit set to 1,
Interface Mode 1 is enabled where DIN is used as an output as well as an input. This bit is set to 0 by
default after every read cycle; thus when using Interface Mode 1, this bit needs to be set to 1 in every
write cycle.
4
CONVST
Conversion Start Bit. A logic one in this bit position starts a single conversion, and this bit is automati-
cally reset to 0 at the end of conversion. This bit may also used in conjunction with system calibration
(see Calibration Section on page 21).
3
CALMD
Calibration Mode Bit. A 0 here selects self-calibration and a 1 selects a system calibration (see Table III).
2
CALSLT1
Calibration Selection Bits and Start Calibration Bit. These bits have two functions.
1
CALSLT0
With the STCAL bit set to 1, the CALSLT1 and CALSLT0 bits determine the type of calibration per-
0
STCAL
formed by the part (see Table III). The STCAL bit is automatically reset to 0 at the end of calibration.
With the STCAL bit set to 0, the CALSLT1 and CALSLT0 bits are decoded to address the calibration
register for read/write of calibration coefficients (see section on the calibration registers for more details).
Table III. Calibration Selection
CALMD
CALSLT1
CALSLT0
Calibration Type
00
0
A full internal calibration is initiated where the internal DAC is calibrated followed by the
internal gain error and finally the internal offset error is calibrated out. This is the default setting.
0
1
Here the internal gain error is calibrated out followed by the internal offset error calibrated
out.
0
1
0
This calibrates out the internal offset error only.
0
1
This calibrates out the internal gain error only.
10
0
A full system calibration is initiated here where first the internal DAC is calibrated, fol-
lowed by the system gain error, and finally the system offset error is calibrated out.
1
0
1
Here the system gain error is calibrated out followed by the system offset error.
1
0
This calibrates out the system offset error only.
1
This calibrates out the system gain error only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27468T15A19S | CONN RCPT 19POS JAM NUT W/SCKT |
| 15180-7SG-326 | CONN JACK 7POS CABLE SKT |
| LTC2391IUK-16#TRPBF | IC ADC 16B SER/PAR 250KSPS 48QFN |
| VI-23P-CU-F3 | CONVERTER MOD DC/DC 13.8V 200W |
| SP232AEN-L/TR | IC DVR/RCVR RS232 5V SGL 16NSOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7853BN | 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 24PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
| AD7853BNZ | 功能描述:IC ADC 12BIT SRL 200KSPS 24-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:- |
| AD7853BR | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W 制造商:Analog Devices 功能描述:Analog Devices AD7853BR Analog to Digital Converters (ADC) |
| AD7853BR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W T/R |
| AD7853BRZ | 功能描述:IC ADC 12BIT SRL 200KSPS 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:- |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。