- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362106 > AD783AN Sample/Track-and-Hold Amplifier PDF資料下載
參數(shù)資料
| 型號(hào)： | AD783AN |
| 元件分類： | 取樣保持放大器 |
| 英文描述： | Sample/Track-and-Hold Amplifier |
| 中文描述： | 采樣/跟蹤和保持放大器 |
| 文件頁(yè)數(shù)： | 8/8頁(yè) |
| 文件大小： | 131K |
| 代理商： | AD783AN |
AD783
REV. A
–8–
C
P
AD783 T O AD670 INT E RFACE
T he 15 MHz small signal bandwidth of the AD783 makes it a
good choice for undersampling applications. Figure 8 shows
the interface between the AD783 and the AD670 ADC, where
the AD783 samples the incoming IF signal. For this particular
application, the IF carrier was 10.7 MHz and the information
signal was a 5 kHz FSK -modulated tone. T he sample-and-hold
signal is applied to the 8-bit AD670 ADC and then digitally
processed for analysis.
T he CLK IN signal is connected directly to the S/H pin of the
AD783 and must comply with the acquisition and settling re-
quirements of the SHA. A delayed version of CLK IN is applied
to the R/
W
input of the AD670 in order to accommodate the
hold-mode settling requirements of the AD783. T he 10
μ
s con-
version speed of the AD670 combined with the 150 ns hold-
mode settling time of the AD783 result in a total system
throughput of 10.15
μ
s.
By keeping the 10.7 MHz IF input to the AD783 at a low
amplitude, 255 mV p-p, the resultant distortion and jitter-
induced noise result in approximately 45 dB of dynamic range.
T he AD670 can be conveniently configured such that its full-
scale input range is 255 mV in order to retain the full 8-bit
dynamic range of the converter. T he maximum sample rate of
the AD670 is 10
μ
s; therefore, to comply with the Nyquist
criteria the maximum information bandwidth is 50 kHz.
10k
2
7
8
AD670
+V
IN
HI
50
ANALOG
INPUT
CLK IN
10.7MHz
255mV p-p
+V
IN
LOW
–V
IN
HI
–V
IN
LOW
ONE -
SHOT
R/W
AD783
16
17
19
18
21
Figure 8. AD783 to AD670 Interface
AD783 to AD671 (12-Bit, 500 ns ADC) Interface
T he AD783 to AD671 interface requires an op amp, a dual
flip-flop, and a monostable multivibrator or “one-shot.” T he
op amp amplifies the
±
2.5 V output of the AD783 to the
full-scale input of the AD671. Appropriate op amps include the
AD841 and AD845 (see the AD671 data sheet for additional
information). T he flip-flops and one-shot are used to generate
the AD671 ENCODE pulse and the appropriately timed
AD783 S/H pulse.
A master sampling clock is tied to the clock input of flip-flop1
and the input of the one-shot. T he D1 input of flip-flop1
should be tied high and the one-shot should be configured to
generate a pulse on a rising edge of the sampling clock. T he ris-
ing edge of the sampling clock causes the
Q1
output of the
flip-flop to go low placing the AD783 into hold mode. Simulta-
neously, a low going pulse is generated at the one-shot output.
T he length of this pulse would usually be made long enough to
allow the output of the AD783 to settle (hold-mode settling
time), but because of the error-correcting ability of the AD671,
the length of this pulse may be reduced to approximately 200 ns.
T he low going one-shot output is connected to the clock input
of flip-flop2. T he D2 input of flip-flop2 is tied high. T he rising
edge of the low going pulse toggles the Q2 output of flip-flop2 to
a high state. T his output, which is tied to the ENCODE input of
the AD671, initiates a conversion of the buffered output signal
of the AD783. T he AD671 issues the signal DAV when the con-
version is complete. T he DAV signal is tied to the asynchronous
CLR1
and
CLR2
inputs of both flip-flops. When DAV goes low,
the
Q1
output goes high returning the AD783 to the sample or
acquisition mode. T he Q2 output (ENCODE) returns low until
it is again triggered by the rising edge of the one-shot output.
V
IN
AD783
Q2
D1
D2
+5V
CLOCK
DAV
ENCODE
AIN
AD671
AD84X
ONE-
SHOT
Q1
CLR2
CLR1
Figure 9. AD783 to AD671 Interface
OUT LINE DIME NSIONS
Dimensions shown in inches and (mm).
8-Pin Cerdip (Q-8) Package
0.200
(5.08)
MAX
0.100 (2.54)
BSC
0.150
(3.81)
MIN
0.405 (10.29)
MAX
8
1
5
4
0.220 (5.59)
0.310 (7.87)
0.014 (0.36)
0.023 (0.58)
0.015 (0.38)
0.060 (1.52)
0.030 (0.76)
0.070 (1.78)
0.290 (7.37)
0.320 (8.13)
0.008 (0.204)
0.015 (0.381)
8-Pin SOIC (R-8) Package
1
4
5
8
0.050 (1.27)
BSC
0.188 (4.77)
0.198 (5.03)
0.150 (3.81)
0.158 (4.01)
0.224 (5.69)
0.248 (6.29)
0.014 (0.36)
0.022 (0.56)
0.195 (4.95)
0.205 (5.21)
0.089 (2.26)
0.107 (2.72)
0.018 (0.46)
0.034 (0.86)
0.007 (0.18)
0.015 (0.38)
0.005 (0.125)
0.011 (0.275)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD783JN | Sample/Track-and-Hold Amplifier |
| AD783SQ | Single Chip 12-Bit Data Acquisition System; Package: PDIP; No of Pins: 20; Temperature Range: 0°C to +70°C |
| AD783JQ | Complete Very High Speed Sample-and-Hold Amplifier |
| AD783JR | Complete Very High Speed Sample-and-Hold Amplifier |
| AD783AQ | Complete Very High Speed Sample-and-Hold Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD783AQ | 制造商:ANA 功能描述:783 45 PER TUBE S10L2A |
| AD783AR | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Very High Speed Sample-and-Hold Amplifier |
| AD783JN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
| AD783JQ | 功能描述:IC AMP SAMPLE HOLD LP 5MA 8CDIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD783JR | 功能描述:IC AMP SAMPLE HOLD LP 5MA 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。