Device Sense Ground for DACs A and B. V
參數(shù)資料
型號: AD7839ASZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 8/12頁
文件大小: 0K
描述: IC DAC 13BIT OCT VOLT OUT 44MQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 800
設(shè)置時間: 30µs
位數(shù): 13
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 8
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 303mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-QFP
供應(yīng)商設(shè)備封裝: 44-MQFP(10x10)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 8 電壓,單極;8 電壓,雙極
采樣率(每秒): 33k
配用: EVAL-AD7839EBZ-ND - BOARD EVAL FOR AD7839
AD7839
–5–
REV. 0
PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
Description
1
DUTGND_AB
Device Sense Ground for DACs A and B. VOUTA and VOUTB are referenced to the voltage
applied to this pin.
2, 44, 43,
VOUTA ..VOUTH
DAC Outputs.
41, 37, 35,
34, 32
4, 3
VREF(+)AB, VREF(–)AB
Reference Inputs for DACs A and B. These reference voltages are referred to GND.
5VDD
Positive Analog Power Supply; +15 V
± 5%.
6VSS
Negative Analog Power Supply; –15 V
± 5%.
7
LDAC
Load DAC Logic Input (active low). When this logic input is taken low the contents of the
input registers are transferred to their respective DAC registers.
LDAC can be tied perma-
nently low enabling the outputs to be updated on the rising edge of
WR.
10, 9, 8
A0, A1, A2
Address inputs. A0, A1 and A2 are decoded to select one of the eight input registers for a
data transfer.
11
CS
Level-Triggered Chip Select Input (active low). The device is selected when this input is low.
12
WR
Level-Triggered Write Input (active low), used in conjunction with
CS to write data to the
AD7839 input registers. Data is latched into the selected input register on the rising edge of
WR.
13
VCC
Logic Power Supply; +5 V
± 5%.
14
GND
Ground.
15–27
DB0 . . DB12
Parallel Data Inputs. The AD7839 can accept a straight 13-bit parallel word on DB0 to DB12
where DB12 is the MSB and DB0 is the LSB.
28
CLR
Asynchronous Clear Input (level sensitive, active low). When this input is low, all analog
outputs are switched to the externally set potential on the relevant DUTGND pin. The con-
tents of input registers and DAC registers A to H are not affected when the
CLR pin is taken
low. When
CLR is brought back high, the DAC outputs revert to their original outputs as
determined by the data in their DAC registers.
30, 31
VREF(+)GH, VREF(–)GH
Reference Inputs for DACs G and H. These reference voltages are referred to GND.
33
DUTGND_GH
Device Sense Ground for DACs G and H. VOUTG and VOUTH are referenced to the voltage
applied to this pin.
36
DUTGND_EF
Device Sense Ground for DACs E and F. VOUTE and VOUTF are referenced to the voltage
applied to this pin.
39
VREF(+)CDEF
Reference Inputs for DACs C, D, E and F. These reference voltages are referred to GND.
40
VREF(–)CDEF
42
DUTGND_CD
Device Sense Ground for DACs C and D. VOUTC and VOUTD are referenced to the voltage
applied to this pin.
相關(guān)PDF資料
PDF描述
AD7840KP IC DAC 14BIT LOW PWR 5V 28-PLCC
AD7841BSZ-REEL IC DAC 14BIT OCTAL VOUT 44-MQFP
AD7843ARQZ IC ADC 12BIT TOUCHSCREEN 16-QSOP
AD7845BRZ IC DAC 12BIT MULT LC2MOS 24SOIC
AD7846BP IC DAC 16BIT LC2MOS VOUT 28PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD783AN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier
AD783AQ 制造商:ANA 功能描述:783 45 PER TUBE S10L2A
AD783AR 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Very High Speed Sample-and-Hold Amplifier
AD783JN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier
AD783JQ 功能描述:IC AMP SAMPLE HOLD LP 5MA 8CDIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源,單路/雙路(±):4.5 V ~ 38 V,±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)