- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375239 > AD7834AN (ANALOG DEVICES INC) 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SOT-23 -40 to 125 PDF資料下載
參數(shù)資料
| 型號： | AD7834AN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SOT-23 -40 to 125 |
| 中文描述： | QUAD, SERIAL INPUT LOADING, 10 us SETTLING TIME, 14-BIT DAC, PDIP28 |
| 封裝： | PLASTIC, MS-011, DIP-28 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 404K |
| 代理商： | AD7834AN |
REV. A
–6–
AD7834/AD7835
AD7835 PIN DESCRIPTION
Pin Mnemonic
Description
V
CC
V
SS
V
DD
DGND
AGND
V
REF
(+)A, V
REF
(–)A
V
REF
(+)B, V
REF
(–)B
V
OUT
1 . . . V
OUT
4
CS
DB0 . . . DB13
Logic Power Supply; +5 V
±
5%.
Negative Analog Power Supply; –15 V
±
5%.
Positive Analog Power Supply; +15 V
±
5%.
Digital Ground.
Analog Ground.
Reference Inputs for DACs 1 and 2. These reference voltages are referred to AGND.
Reference Inputs for DACs 3 and 4. These reference voltages are referred to AGND.
DAC Outputs.
Level-Triggered Chip Select Input (active low). The device is selected when this input is low.
Parallel Data Inputs. The AD7835 can accept a straight 14-bit parallel word on DB0 to DB13, where
DB13 is the MSB and the
BYSHF
input is hardwired to a logic high. Alternatively for byte loading, the
bottom 8 data inputs, DB0–DB7, are used for data loading while the top 6 data inputs, DB8 to DB13,
should be hardwired to a logic low. The
BYSHF
control input selects whether 8 LSBs or 6 MSBs of data
are being loaded into the device.
Byte Shift Input. When low, it shifts the data on DB0–DB7 into the DB8–DB13 half of the input register.
Address inputs. A0 and A1 are decoded to select one of the four input latches for a data transfer. A2 is
used to select all four DACs simultaneously.
Load DAC Input (level sensitive). This input signal in conjunction with the
WR
and
CS
input signals, de-
termines how the analog outputs are updated. If
LDAC
is maintained high while new data is being loaded
into the device’s input registers, no change occurs on the analog outputs. Subsequently, when
LDAC
is
brought low, the contents of all four input registers are transferred into their respective DAC latches, up-
dating the analog outputs simultaneously.
Alternatively, if
LDAC
is brought low while new data is being entered, then the addressed DAC latch
(and corresponding analog output) is updated immediately on the rising edge of
WR
.
Asynchronous Clear Input (level sensitive, active low). When this input is brought low, all analog outputs
are switched to the externally set potentials on the DSG pins (V
OUT
1 and V
OUT
2 follow DSGA while
V
OUT
3 and V
OUT
4 follow DSGB). When
CLR
is brought high, the signal outputs remain at the DSG po-
tentials until
LDAC
is brought low. When
LDAC
is brought low, the analog outputs are switched back to
reflect their individual DAC output levels. As long as
CLR
remains low, the
LDAC
signals are ignored
and the signal outputs remain switched to the potential on the DSG pins.
Level-Triggered Write Input (active low). When active it is used in conjunction with
CS
to write data over
the input data bus.
Device Sense Ground A Input. Used in conjunction with the
CLR
input for power-on protection of the
DACs. When
CLR
is low, DAC outputs V
OUT
1 and V
OUT
2 are forced to the potential on the DSGA pin.
Device Sense Ground B Input. Used in conjunction with the
CLR
input for power-on protection of the
DACs. When
CLR
is low, DAC outputs V
OUT
3 and V
OUT
4 are forced to the potential on the DSGB pin.
BYSHF
A0, A1, A2
LDAC
CLR
WR
DSGA
DSGB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7834AR | 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SOT-23 -40 to 125 |
| AD7834BN | 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SC70 -40 to 125 |
| AD7834BR | 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SC70 -40 to 125 |
| AD7834SQ | LC2MOS Quad 14-Bit DAC |
| AD7835AP | LC2MOS Quad 14-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7834ANZ | 功能描述:IC DAC 14BIT QUAD SRL 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD7834AR | 功能描述:IC DAC 14BIT QUAD SRL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7834AR-REEL | 功能描述:IC DAC 14BIT QUAD SRL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7834ARZ | 功能描述:IC DAC 14BIT QUAD SRL 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD7834ARZ-REEL | 功能描述:IC DAC 14BIT QUAD SERIAL 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。