- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373917 > AD7823YR (ANALOG DEVICES INC) 1.2V, 12 Bit 200KSPS, Serial ADC 6-SOT-23 -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | AD7823YR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 1.2V, 12 Bit 200KSPS, Serial ADC 6-SOT-23 -40 to 85 |
| 中文描述： | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| 封裝： | SOIC-8 |
| 文件頁數(shù)： | 8/11頁 |
| 文件大?。?/td> | 155K |
| 代理商： | AD7823YR |
AD7823
–8–
REV. B
POWER-UP TIMES
The AD7823 has a 1
μ
s power-up time. When V
DD
is first
connected, the AD7823 is in a low current mode of operation.
In order to carry out a conversion, the AD7823 must first be
powered up. The ADC is powered up by a rising edge on the
CONVST
pin. A conversion is initiated on the falling edge of
CONVST
. Figure 12 shows how to power up the AD7823 when
V
DD
is first connected or after the AD7823 is powered down
using the
CONVST
pin.
Care must be taken to ensure that the
CONVST
pin of the
AD7823 is logic low when V
DD
is first applied.
CONVST
t
POWER-UP
1 s
V
DD
MODE 1
(
CONVST
IDLES HIGH)
CONVST
V
DD
MODE 2
(
CONVST
IDLES LOW)
1μs
t
POWER-UP
Figure 12. Power-Up Times
POWER VS. THROUGHPUT RATE
By operating the AD7823 in Mode 2, the average power con-
sumption of the AD7823 decreases at lower throughput rates.
Figure 13 shows how the automatic power-down is imple-
mented using the
CONVST
signal to achieve the optimum
power performance for the AD7823. The AD7823 is operated
in Mode 2. As the throughput rate is reduced, the device re-
mains in its power-down state for longer, and the average power
consumption over time drops accordingly.
t
100 s @ 10kSPS
CONVST
t
CONVERT
POWER-DOWN
t
POWER-UP
Figure 13. Automatic Power-Down
For example, if the AD7823 is operated in a continuous
sampling mode with a throughput rate of 10 kSPS, the power
consumption is calculated as follows. The power dissipation
during normal operation is 10.5 mW, V
DD
= 3 V. If the power-
up time is 1
μ
s and the conversion time is 4.5
μ
s, then the
AD7823 can be said to dissipate 10.5 mW for 5.5
μ
s (worst
case) during each conversion cycle. If the throughput rate is
10 kSPS, the cycle time is 100
μ
s, and the average power
dissipated during each cycle is (5.5/100)
×
(10.5 mW) = 570
μ
W.
Figure 2 shows a graph of Power vs. Throughput.
OPERATING MODES
Mode 1 Operation (High Speed Sampling)
When the AD7823 is used in this mode of operation, the part is
not powered down between conversions. This mode of opera-
tion allows high throughput rates to be achieved. The timing
diagram in Figure 14 shows how this optimum throughput rate
is achieved by bringing the
CONVST
signal high before the end
of the conversion. The AD7823 leaves its tracking mode and
goes into hold on the falling edge of
CONVST
. A conversion is
also initiated at this time and takes 4
μ
s typ to complete. At this
point, the result of the current conversion is latched into the
serial shift register, and the state of the
CONVST
signal is
checked. The
CONVST
signal should be high at the end of the
conversion to prevent the part from powering down.
A
B
t
2
CONVST
D
OUT
t
1
SCLK
CURRENT CONVERSION
RESULT
Figure 14. Mode 1 Operation Timing
The serial port on the AD7823 is enabled on the rising edge of
the
CONVST
signal–see Serial Interface section. As explained
earlier, this rising edge should occur before the end of the
conversion process if the part is not to be powered down. A
serial read can take place at any stage after the rising edge of
CONVST
. If a serial read is initiated before the end of the
current conversion process (i.e., at time “A”), then the result of
the previous conversion is shifted out on the D
OUT
pin. It is
possible to allow the serial read to extend beyond the end of a
conversion. In this case, the new data will not be latched into
the output shift register until the read has finished. If the user
waits until the end of the conversion process, i.e., 4
μ
s typ after
falling edge of
CONVST
(Point “B”), before initiating a read,
the current conversion result is shifted out.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7825 | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
| AD7825BN | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
| AD7825BR | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
| AD7825BRU | 14-Bit 48KSPS DAS with ADC, MUX, PGA and Internal Reference 28-SSOP -40 to 85 |
| AD7822BN | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7823YRM | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 8-bit Serial 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:8-BIT SERIAL SINGLE ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 8-BIT ADC |
| AD7823YRM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 8-bit Serial 8-Pin MSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 8BIT SERL 8MSOP - Tape and Reel |
| AD7823YRM-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 8-bit Serial 8-Pin MSOP T/R 制造商:Rochester Electronics LLC 功能描述:8-BIT SERIAL SINGLE ADC I.C. - Tape and Reel |
| AD7823YRMZ | 功能描述:IC ADC 8BIT SRL 2.7-5.5V 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7823YRMZ-REEL | 功能描述:IC ADC 8BIT SRL 2.7-5.5V 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
發(fā)布緊急采購，3分鐘左右您將得到回復。