- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362106 > AD781* Complete 700 ns Sample-and-Hold Amplifier PDF資料下載
參數(shù)資料
| 型號： | AD781* |
| 元件分類： | 取樣保持放大器 |
| 英文描述： | Complete 700 ns Sample-and-Hold Amplifier |
| 中文描述： | 完成700納秒采樣保持放大器 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大小： | 153K |
AD781
REV. A
–5–
DE FINIT IONS OF SPE CIFICAT IONS
Acquisition T ime
—T he length of time that the SHA must
remain in the sample mode in order to acquire a full-scale input
step to a given level of accuracy.
Small Signal Bandwidth
—T he frequency at which the held
output amplitude is 3 dB below the input amplitude, under an
input condition of a 100 mV p-p sine wave.
Full Power Bandwidth
—T he frequency at which the held
output amplitude is 3 dB below the input amplitude, under an
input condition of a 10 V p-p sine wave.
E ffective Aperture Delay
—T he difference between the switch
delay and the analog delay of the SHA channel. A negative
number indicates that the analog portion of the overall delay is
greater than the switch portion. T his effective delay represents
the point in time, relative to the hold command, that the input
signal will be sampled.
Aperture Jitter
—T he variations in aperture delay for
successive samples. Aperture jitter puts an upper limit on the
maximum frequency that can be accurately sampled.
Hold Settling T ime
—T he time required for the output to
settle to within a specified level of accuracy of its final held value
after the hold command has been given.
Droop Rate
—T he drift in output voltage while in the hold
mode.
Feedthrough
—T he attenuated version of a changing input
signal that appears at the output when the SHA is in the hold
mode.
Hold Mode Offset
—T he difference between the input signal
and the held output. T his offset term applies only in the hold
mode and includes the error caused by charge injection and all
other internal offsets. It is specified for an input of 0 V.
T racking Mode Offset
—T he difference between the input and
output signals when the SHA is in the track mode.
Nonlinearity
--T he deviation from a straight line on a plot of
input vs. (held) output as referenced to a straight line drawn
between endpoints, over an input range of –5 V and +5 V.
Gain E rror
—Deviation from a gain of +1 on the transfer
function of input vs. held output.
Power Supply Rejection Ratio
—A measure of change in the
held output voltage for a specified change in the positive or
negative supply.
Sampled DC Uncertainty
—T he internal rms SHA noise that
is sampled onto the hold capacitor.
Hold Mode Noise
—T he rms noise at the output of the SHA
while in the hold mode, specified over a given bandwidth.
T otal Output Noise
—T he total rms noise that is seen at the
output of the SHA while in the hold mode. It is the rms
summation of the sampled dc uncertainty and the hold mode
noise.
Output Drive Current
—T he maximum current the SHA can
source (or sink) while maintaining a change in hold mode offset
of less than 2.5 mV.
Signal-T o-Noise and Distortion (S/N+D) Ratio
—S/N+D is
the ratio of the rms value of the measured input signal to the
rms sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc. T he value for
S/N+D is expressed in decibels.
T otal Harmonic Distortion (T HD)
—T HD is the ratio of the
rms sum of the first six harmonic components to the rms value
of the measured input signal and is expressed as a percentage or
in decibels.
Intermodulation Distortion (IMD)
—With inputs consisting
of sine waves at two frequencies, fa and fb, any device with
nonlinearities will create distortion products, of order (m+n), at
sum and difference frequency of mfa
±
nfb, where m, n = 0, 1, 2,
3.... Intermodulation terms are those for which m or n is not
equal to zero. For example, the second order terms are (fa+fb)
and (fa–fb), and the third order terms are (2fa+fb), (2fa–fb),
(fa+2fb) and (fa–2fb). T he IMD products are expressed as the
decibel ratio of the rms sum of the measured input signals to the
rms sum of the distortion terms. T he two signals are of equal
amplitude, and peak value of their sums is –0.5 dB from full
scale. T he IMD products are normalized to a 0 dB input signal.
FUNCT IONAL DE SCRIPT ION
T he AD781 is a complete sample-and hold amplifier that
provides high speed sampling to 12-bit accuracy in less than
700 ns.
T he AD781 is completely self-contained, including an on-chip
hold capacitor, and requires no external components or
adjustments to perform the sampling function. Both input and
output are treated as a single-ended signal, referred to common.
T he AD781 utilizes a proprietary circuit design which includes a
self-correcting architecture. T his sample-and-hold circuit
corrects for internal errors after the hold command has been
given, by compensating for amplifier gain and offset errors, and
charge injection errors. Due to the nature of the design, the
SHA output in the sample mode is not intended to provide an
accurate representation of the input. However, in hold mode,
the internal circuitry is reconfigured to produce an accurately
held version of the input signal. Below is a block diagram of the
AD781.
1
2
3
4
5
6
7
8
AD781
X1
V
CC
IN
COMMON
NC
OUT
S/H
NC
V
EE
Functional Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD781JN | Complete 700 ns Sample-and-Hold Amplifier |
| AD781 | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD781AN | Complete 700 ns Sample-and-Hold Amplifier |
| AD781SQ | Complete 700 ns Sample-and-Hold Amplifier |
| AD7828BCHIPS | 1.2A, High Efficiency Step-Down DC/DC Converter; Package: SO; No of Pins: 14; Temperature Range: 0°C to +70°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7810 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP |
| AD7810YN | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:10-BIT SERIAL SINGLE ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 10-BIT ADC |
| AD7810YNZ | 功能描述:IC ADC 10BIT SRL HS LP 8DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7810YR | 功能描述:IC ADC 10BIT 2.7V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。