參數(shù)資料
型號: AD7809*
廠商: Analog Devices, Inc.
英文描述: High Efficiency Step-Down and Inverting DC/DC Converter; Package: PDIP; No of Pins: 8; Temperature Range: 0°C to +70°C
中文描述: 3.3伏至5伏四/八通道10位DAC
文件頁數(shù): 16/28頁
文件大?。?/td> 300K
AD7804/AD7805/AD7808/AD7809
REV. A
–16–
POWER-DOWN AND STANDBY FUNCTIONS
There are two distinct low power modes on the device, power-
down mode and standby mode. When in power-down mode all
circuitry including the reference are put into low power mode
and power dissipation from the package is at its minimum.
A2
A1
A0
SYSTEM
PD
SYSTEM
STBY
ONLY ONE DAC SHOWN FOR CLARITY
ADDR
DECODER
STANDBY
INT
REFERENCE
CHANNEL
STBY
STANDBY
MAIN & SUB
DAC
Figure 21. Implementation of Power-Down and Standby
Functions
The standby functions allow either the selected DAC or all DACs
in the package to be put into low power mode. The reference is
not switched off when any of the standby functions are invoked.
The
PD
bit in the system control register is used to shut down
the complete device. With a 0 in this position the reference and all
DACs are put into low power mode. Writing a 1 to this bit puts the
part in the normal operating mode. When in power-down mode
the contents of all registers are retained and are valid when the
device is taken out of power down. The SSTBY bit which resides
in the system control register can be used to put all DACs and
their associated linear circuitry into standby mode, the SSTBY
function does not power down the reference. The
STBY
bit in
the channel control register can be used to put a selected DAC
and its associated linear circuitry into standby mode. Figure 18
shows a simplified diagram of how the power-down and standby
functions are implemented for a single DAC in the package.
LDAC
FUNCTION
LDAC
input is a logic input that allows all DAC registers to be
simultaneously updated with the contents of the DAC data
registers.
LDAC
input has two operating modes, a synchronous
mode and an asynchronous mode. The
LDAC
input condition is
sampled on the sixteenth falling edge on the AD7804/AD7808 and
is sampled on the rising edge of write on the AD7805/AD7809. If
LDAC
is low on the sixteenth falling clock edge or on the rising
edge of
WR
, an automatic or synchronous update will take place.
LDAC
input can be tied permanently low or have timing similar
to that of the data inputs to operate in the synchronous mode.
If
LDAC
is high during the sample period, the AD7804/AD7805/
AD7808/AD7809 assumes an asynchronous update. When in
the asynchronous mode, an
LDAC
setup time has to be allowed
following the sixteenth falling clock edge or the rising edge of
WR
before the
LDAC
can be activated.
ANALOG OUTPUTS
The AD7804 and AD7805 DACs contain four independent
voltage output Main DACs with 10-bit resolution. The AD7808
and AD7809 contain eight independent voltage output main
DACs with 10-bit resolution. Each Main DAC has an associ-
ated Sub DAC with 8-bit resolution which can be used to offset
the complete transfer function of the Main DAC around the
V
BIAS
point. These DACs produce an output voltage in the form
of V
BIAS
±
V
SWING
where V
SWING
is 15/16 of V
BIAS
.
The digital input code to these DACs can be in twos comple-
ment or offset binary form. All DACs will be configured with
the same input coding scheme which is programmed through
the system control register. The default condition on power-up
is for offset binary coding.
TWOS COMPLEMENT CODING
Table VI shows the twos complement transfer function for the
Main DAC.
Table VI. Twos Complement Code Table for Main DAC
Digital Input
MSB
. . .
LSB
Analog Output
0111111111
0111111110
0000000001
0000000000
1111111111
1000000001
1000000000
V
BIAS
(1+1.875
×
511/1024)
V
BIAS
(1+1.875
×
510/1024)
V
BIAS
(1+1.875
×
1/1024)
V
BIAS
V
BIAS
(1–1.875
×
1/1024)
V
BIAS
(1–1.875
×
511/1024)
V
BIAS
(1–1.875
×
512/1024)
Figure 22 shows the Main DAC transfer function for twos
complement coding. Any Main DAC output voltage can be
expressed as:
V
OUT
' =
V
BIAS
+ 1.875
×
V
BIAS
×
NA
/1024
where NA is the decimal equivalent of the twos complement
input code. NA ranges from –512 to +511.
V
BIAS
D
200
201
DAC INPUT CODE
3FF 000 001
1FE
1FF
V
BIAS
16
31
16
V
BIAS
Figure 22. Main DAC Output Voltage vs. DAC Input Codes
(HEX) for Twos Complement Coding
相關(guān)PDF資料
PDF描述
AD7809BST +3.3 V to +5 V Quad/Octal 10-Bit DACs
AD7810YRM 2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP
AD7810 2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP
AD7810YN 2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP
AD7810YR ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75%
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7809BST 制造商:Analog Devices 功能描述:DAC 8-CH 10-bit 44-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:OCTAL 10-BIT PARALLEL DAC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC
AD7809BST-REEL 制造商:Analog Devices 功能描述:DAC 8-CH 10-bit 44-Pin TQFP T/R
AD7809BSTZ 功能描述:IC DAC 10BIT OCTAL PARALL 44TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD7809BSTZ-REEL 功能描述:IC DAC 10BIT OCTAL PARALL 44TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k