- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄373916 > AD7787BRM (ANALOG DEVICES INC) Low Power, 2-Channel 24-Bit Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7787BRM |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO10 |
| 封裝： | MO-187BA, MSOP-10 |
| 文件頁(yè)數(shù)： | 11/20頁(yè) |
| 文件大?。?/td> | 326K |
| 代理商： | AD7787BRM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD7787
Table 7. Channel Selection
CH1
0
0
1
1
Rev. 0 | Page 11 of 20
CH0
0
1
0
1
Channel
AIN1(+) AIN1()
AIN2
AIN1() AIN1()
V
DD
Monitor
STATUS REGISTER (RS1, RS0 = 0, 0; POWER-ON/RESET = 0×8C)
The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register,
select the next operation to be a read, and load Bits RS1 and RS0 with 0s. Table 8 outlines the bit designations for the status register. SR0
through SR7 indicate the bit locations, SR denoting the bits are in the status register. SR7 denotes the first bit of the data stream. The
number in the parenthesis indicates the power-on/reset default status of that bit.
SR7
RDY (1)
SR6
ERR (0)
SR5
0 (0)
SR4
0 (0)
SR3
1 (1)
SR2
1 (1)
SR1
CH1 (0)
SR0
CH0 (0)
Table 8. Status Register Bit Designations
Bit
Location
Name
SR7
RDY
Bit
Description
Ready Bit for ADC.
Cleared
when data is written to the ADC data register. The RDY bit is
set
automatically after the
ADC data register has been read or a period of time before the data register is updated with a new conversion result
to indicate to the user not to read the conversion data. It is also
set
when the part is placed in power-down mode.
The end of a conversion is indicated by the DOUT/RDY pin also. This pin can be used as an alternative to the status
register for monitoring the ADC for conversion data.
ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written to the ADC
data register has been clamped to all 0s or all 1s. Error sources include overrange, underrange.
Cleared
by a write
operation to start a conversion.
These bits are automatically
cleared
.
SR6
ERR
SR5 to
SR4
SR3 to
SR2
SR1 to
SR0
0
1
These bits are automatically
set
.
CH1 to
CH0
These bits indicate which channel is being converted by the ADC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7787BRM-REEL | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7787 | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7789 | Low Power, 16-/24-Bit Sigma-Delta ADC |
| AD7788 | Low Power, 16-/24-Bit Sigma-Delta ADC |
| AD7788ARM | Low Power, 16-/24-Bit Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7787BRM-REEL | 功能描述:IC ADC 24BIT LP 2CH SIG 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7787BRMZ | 功能描述:IC ADC 24BIT 2CH LP SIG 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7787BRMZ | 制造商:Analog Devices 功能描述:IC 24BIT ADC SMD 7787 MSOP10 |
| AD7787BRMZ-RL | 功能描述:IC ADC 24BIT 2CH LP SIG 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7788 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-/24-Bit Sigma-Delta ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。