- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373916 > AD7778 (Analog Devices, Inc.) LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7778 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs |
| 中文描述： | LC2MOS，高速1 - ，4 - |
| 文件頁(yè)數(shù)： | 6/12頁(yè) |
| 文件大?。?/td> | 220K |
| 代理商： | AD7778 |
AD7776/AD7777/AD7778
–6–
REV. 0
CR6:
Determines whether operation is on a single channel or
simultaneous sampling on two channels. Location CR6 is a
“don’t care” for the AD7776.
C R6
0
Function
Single channel operation. Channel select
address is contained in locations CR0–CR2.
T wo channels simultaneously sampled
and sequentially converted. Channel
select addresses contained in locations
CR0–CR2 and CR3–CR5.
CR7:
Determines whether the device is in the normal operating
mode or in the half-scale test mode.
1
C R7
0
1
Function
Normal Operating Mode
Half-Scale T est Mode
In the half-scale test mode REFIN is internally connected as an
analog input(s). In this mode locations CR0–CR2 and CR3–
CR5 are all “don’t cares” since it is REFIN which will be con-
verted. For the AD7777 and AD7778, the contents of location
CR6 still determine whether a single or a double conversion is
carried out on the REFIN level.
CR8:
Determines whether the device is in the normal operating
mode or in the powerdown mode.
C R8
0
1
Function
Normal Operating Mode
Powerdown Mode
In the powerdown mode all linear circuitry is turned off and the
REFOUT output is weakly (5 k
) pulled to AGND. T he input
impedance of the analog inputs and of the REFIN input re-
mains the same in either normal mode or powerdown mode. See
under Circuit Description—Powerdown Mode.
CR9:
Determines whether
BUSY
/
INT
output flag goes low and
remains low during conversion(s) or else goes low and remains
low after the conversion(s) is (are) complete.
C R9
0
BUSY/INT
Functionality
Output goes low and remains low during
conversion(s).
Output goes low and remains low after conversion(s)
is (are) complete.
1
ADC Conversion Start T iming
Figure 6 shows the operating waveforms for the start of a con-
version cycle. On the rising edge of
WR
, the conversion cycle
starts with the acquisition and tracking of the selected ADC
channel, A
IN
1–8. T he analog input voltage is held 40 ns (typi-
cally) after the first rising edge of CLK IN following four com-
plete CLK IN cycles. If t
D
in Figure 6 is greater than 12 ns, the
falling edge of CLK IN as shown will be seen as the first falling
clock edge. If t
D
is less than 12 ns, the first falling clock edge to
be recognized will not occur until one cycle later.
Following the “hold” on the analog input(s), two complete
CLK IN cycles are allowed for settling purposes before the MSB
decision is made. T he actual decision point occurs approximately
40 ns after the rising edge of CLK IN as shown in Figure 6. A
further two CL K IN cycles are allowed for the second MSB
decision. T he succeeding bit decisions are made approximately
40 ns after each rising edge of CLK IN until the conversion is
complete. At the end of conversion, if a single conversion
has been requested (CR6 = 0), the
BUSY
/
INT
line changes
CONT ROL RE GIST E R
T he control register is 10-bits wide and can only be written to.
On power-on, all locations in the control register are automati-
cally loaded with 0s. For the single channel AD7776, locations
CR0 to CR6 of the control register are “don’t cares.” For the
quad channel AD7777, locations CR2 and CR5 are “don’t
cares.” Individual bit functions are described below.
CR0–CR2:
Channel Address Locations. Determines which channel
will be selected and converted for single channel operation. For si-
multaneous sampling operation CR0–CR2 holds the address of one
of the two channels to be sampled.
AD7776
C R2 C R1
X *
*X = Don’t Care
C R0
X
Function
Select A
IN
1
X
AD7777
CR2 CR1
X *
X
X
X
*X = Don’t Care
CR0
0
1
0
1
Function
Select A
IN
1
Select A
IN
2
Select A
IN
3
Select A
IN
4
0
0
1
1
AD7778
CR2 CR1
0
0
0
0
1
1
1
1
CR0 Function
0
Select A
IN
1
1
Select A
IN
2
0
Select A
IN
3
1
Select A
IN
4
0
Select A
IN
5
1
Select A
IN
6
0
Select A
IN
7
1
Select A
IN
8
0
0
1
1
0
0
1
1
CR3–CR5:
Channel Address Locations. Only applicable for simul-
taneous sampling with the AD7777 or AD7778 when CR3–CR5
holds the address of the second channel to be sampled.
AD7777
CR5 CR4
X *
X
X
X
*X = Don’t Care
CR3 Function
0
Select A
IN
1
1
Select A
IN
2
0
Select A
IN
3
1
Select A
IN
4
0
0
1
1
AD7778
CR5 CR4
0
0
0
0
1
1
1
1
CR3
0
1
0
1
0
1
0
1
Function
Select A
IN
1
Select A
IN
2
Select A
IN
3
Select A
IN
4
Select A
IN
5
Select A
IN
6
Select A
IN
7
Select A
IN
8
0
0
1
1
0
0
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7778AS | LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs |
| AD7778* | LC2MOS. High Speed 1-. 4- & 8-Channel 10-Bit ADCs |
| AD7782 | Read Only, Pin Configured 24-Bit ADC |
| AD7782BRU | Read Only, Pin Configured 24-Bit ADC |
| AD7783 | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7778AS | 制造商:Analog Devices 功能描述:ADC Single SAR 378ksps 10-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8-CH 10-BIT ADC IC - Bulk |
| AD7778ASZ | 功能描述:IC ADC 10BIT 8CHAN HS 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7779ACPZ | 功能描述:24 Bit Analog to Digital Converter 8 Input 8 Sigma-Delta 64-LFCSP (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:16k 輸入數(shù):8 輸入類型:差分，單端 數(shù)據(jù)接口:串行 配置:PGA-ADC 無(wú)線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:±1.65V，2.2 V ~ 3.6 V 電壓 - 電源，數(shù)字:- 特性:同步采樣 工作溫度:-40°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP（9x9） 標(biāo)準(zhǔn)包裝:1 |
| AD7779ACPZ-RL | 功能描述:IC ADC 24BIT 16KSPS 制造商:analog devices inc. 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:2,500 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。