TIMING SPECIFICATIONS1, 2(V CC " />
參數(shù)資料
型號: AD7777ANZ
廠商: Analog Devices Inc
文件頁數(shù): 6/12頁
文件大?。?/td> 0K
描述: IC ADC 10BIT 4CHAN HS 28DIP
標準包裝: 13
位數(shù): 10
采樣率(每秒): 378k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 28-DIP(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 28-PDIP
包裝: 管件
輸入數(shù)目和類型: 4 個單端,單極
AD7776/AD7777/AD7778
–3–
REV. A
TIMING SPECIFICATIONS1, 2(V
CC = +5 V
5%; AGND = DGND = 0 V; all specifications TMIN to TMAX, unless otherwise noted.)
t
3
t
11
t
10
t
9
t
8
FIRST
CONVERSION
FINISHED
(CR6 = 0)
SECOND
CONVERSION
FINISHED (CR6 = 1)
AD7777/AD7778 ONLY
t
9
BUSY
(CR8 = 0)
INT
(CR8 = 1)
t
10
WR, RD
Figure 3.
BUSY/INT Timing
IOL
1.6mA
+2.1V
IOH
200
A
COUT
100pF
DB n
Figure 4. Load Circuit for Bus Timing Characteristics
t1
CS
t2
t4
t5
RD
DB0–DB9
Figure 1. Read Cycle Timing
t1
CS
t2
t6
WR
DB0–DB9
t3
t7
Figure 2. Write Cycle Timing
Parameter
Label
Limit at TMIN to TMAX Unit
Test Conditions/Comments
INTERFACE TIMING
CS Falling Edge to WR or RD Falling Edge
t1
0
ns min
WR or RD Rising Edge to CS Rising Edge
t2
0
ns min
WR Pulsewidth
t3
53
ns min
CS or RD Active to Valid Data3, 4
t4
60
ns max
Timed from Whichever Occurs Last
Bus Relinquish Time after
RD3, 5
t5
10
ns min
45
ns max
Data Valid to
WR Rising Edge
t6
55
ns min
Data Valid after
WR Rising Edge
t7
10
ns min
WR Rising Edge to BUSY Falling Edge
t8
1.5 tCLKIN
ns min
CR9 = 0
2.5 tCLKIN + 70
ns max
WR Rising Edge to BUSY Rising Edge or
INT Falling Edge
t9
19.5 tCLKIN + 70
ns max
Single Conversion, CR6 = 0
t10
33.5 tCLKIN + 70
ns max
Double Conversion, CR6 = 1
WR or RD Falling Edge to INT Rising Edge
t11
60
ns max
CR9 = 1
NOTES
1See Figures 1 to 3.
2All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
3100% production tested. All other times are guaranteed by design, not production tested.
4t
4 is measured with the load circuit of Figure 4 and defined as the time required for an output to cross 0.8 V or 2.4 V.
5t
5 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 4. The measured time is then extrapolated back
to remove the effects of charging or discharging the 100 pF capacitor. This means that the time t 5 quoted above is the true bus relinquish time of the device and, as
such, is independent of the external bus loading capacitance.
Specifications subject to change without notice.
相關(guān)PDF資料
PDF描述
D38999/24WC98SB CONN RCPT 10POS JAM NUT W/SCKT
MS3102R24-17S CONN RCPT 5POS BOX MNT W/SCKT
VI-JT4-MX-S CONVERTER MOD DC/DC 48V 75W
VE-B3V-IV-F4 CONVERTER MOD DC/DC 5.8V 150W
D38999/20MB98PD CONN RCPT 6POS WALL MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7777AR 制造商:Analog Devices 功能描述:ADC Single SAR 378ksps 10-bit Parallel 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:4 CH 10-BIT ADC IC - Bulk
AD7777AR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 378ksps 10-bit Parallel 28-Pin SOIC W T/R
AD7777ARZ 功能描述:IC ADC 10BIT 4CH HS 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7777ARZ-REEL 功能描述:IC ADC 10BIT 4CHAN HS 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7778 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs