- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373916 > AD7769JP (ANALOG DEVICES INC) LC2MOS Analog I/O Port PDF資料下載
參數(shù)資料
| 型號： | AD7769JP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS Analog I/O Port |
| 中文描述： | 2-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 265K |
| 代理商： | AD7769JP |
AD7769
–6–
REV. A
PIN FUNCT ION DE SCRIPT ION
Pin
Mnemonic
Description
1
2
3–10
V
DD
V
CC
DB7–DB0
+12 V Power Supply. T his powers the analog circuitry.
+5 V Power Supply. T his powers the logic circuitry.
Input/Output Data Bus. A bidirectional data port from which ADC output data may be read
and to which DAC input data may be written. DB7 is the Most Significant Bit.
Interrupt Output (active low).
INT
is set high on the falling edge of
RD
or
WR
to the ADC
and goes low at the end of a conversion.
Clock input. A clock is required for the ADC. An external T T L-compatible clock may be applied to
this input pin. Alternatively, tying this pin to V
DD
enables the internal clock oscillator. With an
external clock, the mark-space ratio can vary from 30/70 to 70/30.
Channel A/Channel B Select Input. Selects Channel A or Channel B of the DAC or ADC.
Used in conjunction with
WR
,
RD
,
CS
and
ADC
/DAC for read or write operations.
Digital Ground.
ADC or DAC Select Input. Selects either the ADC or the DAC for read or write operations in
conjunction with
WR
,
RD
,
CS
and
CHA
/CHB.
Write Input (edge triggered). T his is used in conjunction with the
ADC
/DAC,
CHA
/CHB and
CS
control inputs to start an ADC conversion or write data to the DAC. An ADC conversion starts on the
rising edge of
WR
.
Read Input (active low). T his input must be low to access data from the ADC.
Chip Select Input (active low). T he device is selected when this input is low.
ADC Reference Input. T he voltage applied to this pin with respect to AGND (ADC) sets the
in put voltage Full-Scale Range (FSR) of the ADC. V
IN
(FSR) = 2 V
SWING
(ADC).
ADC Analog Ground.
Analog Input for Channel B. See V
IN
A description.
ADC Reference Input. T he voltage applied to this pin with respect to AGND (ADC) sets the
midpoint of the ADC transfer function.
Analog Input for Channel A. T he input voltage range of both ADC channels is given by:
V
IN
A/B = V
BIAS
(ADC)
±
V
SWING
(ADC).
DAC Analog Ground.
DAC Reference Input. T he voltage applied to this pin with respect to AGND (DAC) sets the
output voltage Full-Scale Range (FSR) of the DACs. V
OUT
(FSR) = 2 V
SWING
(DAC).
Analog Output Voltage from DAC B. See V
OUT
A description.
DAC Reference Input. T he voltage applied to this pin with respect to AGND (DAC) sets the
midpoint output voltage of the DACs.
Analog Output Voltage from DAC A. T he output voltage range of both DACs is given by:
V
OUT
A/B = V
BIAS
(DAC)
±
V
SWING
(DAC).
11
INT
12
CLK
13
CHA
/CHB
14
15
DGND
ADC
/DAC
16
WR
17
18
19
RD
CS
V
SWING
(ADC)
20
21
22
AGND (ADC)
V
IN
B
V
BIAS
(ADC)
23
V
IN
A
24
25
AGND (DAC)
V
SWING
(DAC)
26
27
V
OUT
B
V
BIAS
(DAC)
28
V
OUT
A
T E RMINOLOGY
Relative Accuracy
For an ADC, Relative Accuracy or endpoint nonlinearity is the
maximum deviation, in LSBs, of the ADC’s actual code transi-
tion points from a straight line drawn between the endpoints of
the ADC transfer function, i.e., the 00 to 01 and FE to FF Hex
(01111111 to 11111111 Binary) code transitions.
For a DAC, Relative Accuracy or endpoint nonlinearity is a
measure of the maximum deviation, in LSBs, from a straight
line passing through the endpoints of the DAC transfer func-
tion, i.e., those voltages which correspond to codes 00 and FF
Hex.
For the specified input and output ranges, 1 LSB = 19.5 mV,
but will vary with V
SWING
. For both DACs and ADC,
1 L SB = 2 V
SWING
/256 = FSR/256.
Differential Nonlinearity
Differential Nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of
±
1 LSB max en-
sures monotonicity (DAC) or no missed codes (ADC).
Bias Offset E rror
For an ideal ADC, the output code for an input voltage equal to
V
BIAS
(ADC), should be 80 Hex (10000000 binary). T he ADC
Bias Offset Error is the difference between the actual midpoint
voltage for code 80 Hex and V
BIAS
(ADC), expressed in LSBs.
For an ideal DAC, the output voltage for code 80 Hex should
be equal to V
BIAS
(DAC). T he DAC Bias Offset Error is the
difference between the actual output voltage and V
BIAS
(DAC),
expressed in LSBs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7773 | LC MOS COMPLETE EMBEDDED SERVO FRONT ENDS FOR HDD |
| AD7775 | LC MOS COMPLETE EMBEDDED SERVO FRONT ENDS FOR HDD |
| AD7776 | LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs |
| AD7776AR | LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs |
| AD7777 | LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7769JP-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD7769KN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CODEC， Single |
| AD7769KP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CODEC， Single |
| AD776AQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 16-Bit |
| AD7770ACPZ | 功能描述:24 Bit Analog to Digital Converter 8 Input 8 Sigma-Delta 64-LFCSP (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:32k 輸入數(shù):8 輸入類型:差分，單端 數(shù)據(jù)接口:SPI 配置:MUX-PGA-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.2 V ~ 3.6 V 電壓 - 電源，數(shù)字:- 特性:PGA，同步采樣 工作溫度:-40°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:64-LFCSP（9x9） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。