參數(shù)資料
型號(hào)： AD7730BRZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 37/53頁(yè)
文件大?。?/td> 0K
描述： IC ADC BRIDGE TRANSDUCER 24-SOIC
標(biāo)準(zhǔn)包裝： 31
位數(shù)： 24
通道數(shù)： 1
功率（瓦特）： 125mW
電壓 - 電源，模擬： 4.75 V ~ 5.25 V
電壓 - 電源，數(shù)字： 2.7 V ~ 5.25 V
封裝/外殼： 24-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 24-SOIC W
包裝： 管件
產(chǎn)品目錄頁(yè)面： 779 (CN2011-ZH PDF)
配用： EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730
EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730
AD7730/AD7730L
–42–
Figure 25. AD7730 with Bipolar Excitation of the Bridge
Bipolar Excitation of the Bridge
As mentioned previously, some applications will require that the
AD7730 handle inputs from a bridge that is excited by a bipolar
voltage. The number of applications requiring this are limited,
but with the addition of some external components the AD7730
is capable of handling such signals. Figure 25 outlines one ap-
proach to the problem.
The example shown is a dc-excited bridge that is driven from
±5 V supplies. In such a circuit, two issues must be addressed.
The first is how to get the AD7730 to handle input voltages
near or below ground and the second is how to take the 10 V
excitation voltage which appears across the bridge and generate
a suitable reference voltage for the AD7730. The circuit of Figure
25 attempts to address these two issues simultaneously.
The AD7730’s analog and digital supplies can be split such that
AVDD and DVDD can be at separate potentials and AGND and
DGND can also be at separate potentials. The only stipulation
is that AVDD or DVDD must not exceed the AGND by 5.5 V.
In Figure 25, the DVDD is operated at +3 V, which allows the
AGND to go down to –2.5 V with respect to system ground.
This means that all logic signals to the part must not exceed 3 V
with respect to system ground. The AVDD is operated at +2.5 V
with respect to system ground.
The bridge is excited with 10 V across its inputs. The output of
the bridge is biased around the midpoint of the excitation volt-
ages which in this case is system ground or 0 V. In order for the
common-mode voltage of the analog inputs to sit correctly, the
AGND of the AD7730 must be biased below system ground by
a minimum of 1.2 V. The 10 V excitation voltage must be re-
duced to 5 V before being applied as the reference voltage for
the AD7730.
The resistor string R1, R2 and R3, takes the 10 V excitation
voltage and generates differential voltage of nominally 5 V.
Amplifiers A1 and A2 buffer the resistor string voltages and
provide the AVDD and AGND voltages as well as the REF IN(+)
and REF IN(–) voltages for the AD7730. The differential
reference voltage for the part is +5 V. The AD7730 retains its
ratiometric operation with this reference voltage varying in sym-
pathy with the analog input voltage.
The values of the resistors in the resistor string can be changed
to allow a larger DVDD voltage. For example, if R1 = 3 k
Ω,
R2 = 10 k
Ω and R3 = 7 kΩ, the AVDD and AGND voltages
become +3.5 V and –1.5 V respectively. This allows the AD7730
to be used with a +3.6 V DVDD voltage while still allowing the
analog input range to be within the specified common-mode
range.
An alternate scheme to this is to generate the AVDD and AGND
voltages from regulators or Zener diodes driven from the +5 V
and –5 V supplies respectively. The reference voltage for the
part would be generated in the same manner as just outlined but
amplifiers A1 and A2 would not be required to buffer the volt-
ages as they are now only driving the reference pins of the
AD7730. However, care must be taken in this scheme to ensure
that the REF IN(+) voltage does not exceed AVDD and that the
REF IN(–) voltage does not go below AGND.
+5V
–5V
SIGMA-
DELTA
MODULATOR
DVDD
AD7730
6-BIT
DAC
SERIAL INTERFACE
AND CONTROL LOGIC
REGISTER BANK
CLOCK
GENERATION
PROGRAMMABLE
DIGITAL
FILTER
SIGMA-DELTA A/D CONVERTER
BUFFER
PGA
STANDBY
SYNC
MCLK IN
MCLK OUT
SCLK
CS
DIN
DOUT
RESET
RDY
POL
DGND
MUX
CALIBRATION
MICROCONTROLLER
+
IN+
OUT–
IN–
OUT+
REF IN(+)
AVDD
AIN1(+)
AIN1(–)
SYSTEM
GROUND
+3V
A1
A2
+5V
–5V
+5V
–5V
R1
5k
R2
10k
R3
5k
1/2 OP284
OR 1/2 OP213
1/2 OP284
OR 1/2 OP213
REF IN(–)
AGND
ALL VOLTAGE VALUES ARE WITH
RESPECT TO SYSTEM GROUND.
+/–
REV. B
相關(guān)PDF資料
PDF描述
VE-J5F-MW-F2 CONVERTER MOD DC/DC 72V 100W
AD7730LBRZ IC ADC TRANSDUCER BRIDGE 24SOIC
AD73311ARZ IC PROCESSOR FRONT END LP 20SOIC
VE-J5F-MW-F1 CONVERTER MOD DC/DC 72V 100W
VI-B6V-IV-S CONVERTER MOD DC/DC 5.8V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7730BRZ 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 1.2KSPS, SOIC-24
AD7730BRZ-REEL 功能描述:IC ADC BRDGE TRANSDCR 24SOIC TR RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730BRZ-REEL7 功能描述:IC ADC BRDGE TRANSDCR 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7730L 制造商:AD 制造商全稱:Analog Devices 功能描述:Bridge Transducer ADC
AD7730LBR 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*