- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10660 > AD7712ARZ (Analog Devices Inc)IC ADC SIGNAL COND LC2MOS 24SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7712ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC SIGNAL COND LC2MOS 24SOIC |
| 標準包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 1.03k |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極；1 個差分，單極；1 個差分，雙極 |
| 產(chǎn)品目錄頁面： | 778 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. F
–22–
AD7712
Figure 13a shows a read operation from the AD7712 where
RFS remains low for the duration of the data word transmis-
sion. With
DRDY low, the RFS input is brought low. The input
SCLK signal should be low between read and write operations.
RFS going low places the MSB of the word to be read on the
serial data line. All subsequent data bits are clocked out on a
high to low transition of the serial clock and are valid prior to
the following rising edge of this clock. The penultimate falling
edge of SCLK clocks out the LSB and the final falling edge
resets the
DRDY line high. This rising edge of DRDY turns off
the serial data output.
Figure 13b shows a timing diagram for a read operation where
RFS returns high during the transmission of the word and
returns low again to access the rest of the data-word. Timing
parameters and functions are very similar to that outlined for
Figure 13a, but Figure 13b has a number of additional times to
show timing relationships when
RFS returns high in the middle
of transferring a word.
RFS should return high during a low time of SCLK. On the
rising edge of
RFS, the SDATA output is turned off. DRDY
remains low and will remain low until all bits of the data-word
are read from the AD7712, regardless of the number of times
RFS changes state during the read operation. Depending on the
time between the falling edge of SCLK and the rising edge of
RFS, the next bit (BIT N + 1) may appear on the data bus
before
RFS goes high. When RFS returns low again, it activates
the SDATA output. When the entire word is transmitted, the
DRDY line will go high, turning off the SDATA output as per
Figure 13a.
RFS (I)
SCLK (I)
SDATA (O)
LSB
MSB
THREE-STATE
A0 (I)
DRDY (O)
t20
t21
t22
t23
t24
t25
t26
t27
t28
t29
Figure 13a. External Clocking Mode, Output Data Read Operation
THREE-STATE
MSB
BIT N
BIT N+1
SDATA (O)
SCLK (I)
RFS (I)
A0 (I)
DRDY (O)
t20
t22
t26
t24
t25
t27
t31
t24
t25
t30
Figure 13b. External Clocking Mode, Output Data Read Operation (
RFS Returns High during Read Operation)
相關PDF資料 |
PDF描述 |
|---|---|
| MAX13433EETD+T | TXRX RS-485 16MBPS FULL 14TDFN |
| LTC1609CSW#PBF | IC ADC SRL 16BIT 200KSPS 20-SOIC |
| VE-B1L-MX-F1 | CONVERTER MOD DC/DC 28V 75W |
| VE-21L-MX | CONVERTER MOD DC/DC 28V 75W |
| LTC2364CMS-18#PBF | IC ADC 18BIT SPI/SRL 250K 16MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7712ARZ | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD7712ARZ-REEL | 功能描述:IC ADC 24BIT SGNL CONDTNR 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7712ARZ-REEL7 | 功能描述:IC ADC 24BIT SGNL CONDTNR 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7712EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC 2 MOS Signal Conditioning ADC(229.08 k) |
| AD7712SQ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。