
REV. F
AD7712
–3–
SPECIFICATIONS (continued)
Parameter
A, S Versions
1
Unit
Conditions/Comments
REFERENCE OUTPUT
Output Voltage
2.5
V nom
Initial Tolerance
±1% max
Drift
20
ppm/
°C typ
Output Noise
30
V typ
pk-pk Noise; 0.1 Hz to 10 Hz Bandwidth
Line Regulation (AVDD)1
mV/V max
Load Regulation
1.5
mV/mA max
Maximum Load Current 1 mA
External Current
1
mA max
VBIAS INPUT
13
Input Voltage Range
AVDD – 0.85
VREF
See VBIAS Input Section
or AVDD – 3.5
V max
Whichever Is Smaller: +5 V/–5 V or +10 V/0 V
Nominal AVDD/VSS
or AVDD – 2.1
V max
Whichever Is Smaller: +5 V/0 V Nominal AVDD/VSS
VSS + 0.85
VREF
See VBIAS Input Section
or VSS + 3
V min
Whichever Is Greater: +5 V/–5 V or +10 V/0 V
Nominal AVDD/VSS
or VSS + 2.1
V min
Whichever Is Greater: +5 V/0 V Nominal AVDD/VSS
VBIAS Rejection
65 to 85
dB typ
Increasing with Gain
LOGIC INPUTS
Input Current
±10
A max
All Inputs except MCLK IN
VINL, Input Low Voltage
0.8
V max
VINH, Input High Voltage
2.0
V min
MCLK IN Only
VINL, Input Low Voltage
0.8
V max
VINH, Input High Voltage
3.5
V min
LOGIC OUTPUTS
VOL, Output Low Voltage
0.4
V max
ISINK = 1.6 mA
VOH, Output High Voltage
4.0
V min
ISOURCE = 100
A
Floating State Leakage Current
±10
A max
Floating State Output Capacitance
14
9
pF typ
TRANSDUCER BURNOUT
Current
4.5
A nom
Initial Tolerance
±10
% typ
Drift
0.1
%/
°C typ
SYSTEM CALIBRATION
AIN1
Positive Full-Scale Calibration Limit
15
(1.05
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Negative Full-Scale Calibration Limit
15
–(1.05
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Offset Calibration Limit
16, 17
–(1.05
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Input Span
15
0.8
VREF/GAIN
V min
GAIN Is the Selected PGA Gain (Between 1 and 128)
(2.1
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
AIN2
Positive Full-Scale Calibration Limit
15
(4.2
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Negative Full-Scale Calibration Limit
15
–(4.2
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Offset Calibration Limit
17
–(4.2
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Input Span
15
3.2
VREF/GAIN
V min
GAIN Is the Selected PGA Gain (Between 1 and 128)
(8.4
VREF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
NOTES
13The AD7712 is tested with the following V
BIAS voltages. With AVDD = 5 V and VSS = 0 V, VBIAS = 2.5 V; with AVDD = 10 V and VSS = 0 V, VBIAS = 5 V and
with AVDD = 5 V and VSS = –5 V, VBIAS = 0 V.
14Guaranteed by design, not production tested.
15After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, then the device will
output all 0s.
16These calibration and span limits apply provided the absolute voltage on the AIN1 analog inputs does not exceed AV
DD + 30 mV or does not go more negative
than VSS – 30 mV.
17The offset calibration limit applies to both the unipolar zero point and the bipolar zero point.