- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10529 > AD7712ANZ (Analog Devices Inc)IC ADC SIGNAL COND LC2MOS 24-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7712ANZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC SIGNAL COND LC2MOS 24-DIP |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 1.03k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極；1 個(gè)差分，單極；1 個(gè)差分，雙極 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. F
–10–
AD7712
PGA Gain
G2
Gl
G0
Gain
00
01
(Default Condition after the Internal Power-On Reset)
00
1
2
01
0
4
01
1
8
10
0
16
10
1
32
11
0
64
11
1
128
Channel Selection
CH
Channel
0AIN1Low Level Input
(Default Condition after the Internal Power-On Reset)
1
AIN2
High Level Input
Power-Down
PD
0Normal Operation
(Default Condition after the Internal Power-On Reset)
1
Power-Down
Word Length
WL
Output Word Length
0
16-Bit
(Default Condition after Internal Power-On Reset)
1
24-Bit
Burnout Current
BO
0Off
(Default Condition after Internal Power-On Reset)
1On
Bipolar/Unipolar Selection (Both Inputs)
B/U
0
Bipolar
(Default Condition after Internal Power-On Reset)
1
Unipolar
Filter Selection (FS11–FS0)
The on-chip digital filter provides a sinc
3 (or (sinx/x)3) filter
response. The 12 bits of data programmed into these bits deter-
mine the filter cutoff frequency, the position of the first notch of
the filter, and the data rate for the part. In association with the
gain selection, it also determines the output noise (and therefore
the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by
the relationship filter first notch frequency = (fCLK IN/512)/code
where code is the decimal equivalent of the code in bits FS0 to
FS11 and is in the range 19 to 2,000. With the nominal fCLK IN of
10 MHz, this results in a first notch frequency range from 9.76 Hz
to 1.028 kHz. To ensure correct operation of the AD7712, the
value of the code loaded to these bits must be within this range.
Failure to do this will result in unspecified operation of the device.
Changing the filter notch frequency, as well as the selected gain,
impacts resolution. Tables I and II and Figure 2 show the effect
of the filter notch frequency and gain on the effective resolution
of the AD7712. The output data rate (or effective conversion
time) for the device is equal to the frequency selected for the
first notch of the filter. For example, if the first notch of the filter
is selected at 50 Hz, then a new word is available at a 50 Hz rate
or every 20 ms. If the first notch is at 1 kHz, a new word is avail-
able every 1 ms.
The settling time of the filter to a full-scale step input change is
worst case 4
1/(output data rate). This settling time is to
100% of the final value. For example, with the first filter notch
at 50 Hz, the settling time of the filter to a full-scale step input
change is 80 ms max. If the first notch is at 1 kHz, the settling
time of the filter to a full-scale input step is 4 ms max. This
settling time can be reduced to 3
l/(output data rate) by syn-
chronizing the step input change to a reset of the digital filter. In
other words, if the step input takes place with
SYNC low, the
settling time will be 3
l/(output data rate). If a change of
channels takes place, the settling time is 3
l/(output data rate)
regardless of the
SYNC input.
The –3 dB frequency is determined by the programmed first
notch frequency according to the relationship filter –3 dB
frequency = 0.262
first notch frequency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7880BNZ | IC ADC 12BIT MONO LOW PWR 24DIP |
| AD7892BRZ-1 | IC ADC 12BIT LP 500KSPS 24SOIC |
| VI-J4K-MW-F2 | CONVERTER MOD DC/DC 40V 100W |
| AD7892BRZ-2 | IC ADC 12BIT LP 500KSPS 24SOIC |
| LTC2376CDE-18#PBF | IC ADC 18BIT 250KSPS 16-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7712ANZ | 制造商:Analog Devices 功能描述:IC ADC 24-BIT SIGMA DELTA |
| AD7712AQ | 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
| AD7712AR | 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7712AR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1.028ksps 24-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1.028KSPS 24BIT SERL 24SOIC W - Tape and Reel |
| AD7712AR-REEL7 | 功能描述:IC ADC 24BIT SGNL CONDTNR 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。