- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10097 > AD7710AR (Analog Devices Inc)IC ADC 24BIT DIFF INP 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7710AR |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT DIFF INP 24-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 1.03k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個差分，單極；2 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. G
–22–
AD7710
Figures 12a and 12b show timing diagrams for reading from the
AD7710 in external clocking mode. In Figure 12a, all the data is
read from the AD7710 in one read operation. In Figure 12b, the
data is read from the AD7710 over a number of read operations.
Both read operations show a read from the AD7710’s output
data register. A read from the control register or calibration
registers is similar, but, in these cases, the
DRDY line is not
related to the read function. Depending on the output update
rate, it can go low at any stage in the control/calibration register
read cycle without affecting the read, and its status should be
ignored. A read operation from either the control or calibration
registers must always read 24 bits of data.
Figure 12a shows a read operation from the AD7710 where
RFS remains low for the duration of the data-word transmis-
sion. With
DRDY low, the RFS input is brought low. The input
SCLK signal should be low between read and write operations.
RFS going low places the MSB of the word to be read on the
serial data line. All subsequent data bits are clocked out on a
high to low transition of the serial clock and are valid prior to
the following rising edge of this clock. The penultimate falling
edge of SCLK clocks out the LSB and the final falling edge
resets the
DRDY line high. This rising edge of DRDY turns off
the serial data output.
Figure 12b shows a timing diagram for a read operation where
RFS returns high during the transmission of the word and
returns low again to access the rest of the data-word. Timing
parameters and functions are very similar to that outlined for
Figure 12a, but Figure 12b has a number of additional times to
show timing relationships when
RFS returns high in the middle
of transferring a word.
RFS should return high during a low time of SCLK. On the
rising edge of
RFS, the SDATA output is turned off. DRDY
remains low and will remain low until all bits of the data-word
are read from the AD7710, regardless of the number of times
RFS changes state during the read operation. Depending on the
time between the falling edge of SCLK and the rising edge of
RFS, the next bit (BIT N+1) may appear on the data bus before
RFS goes high. When RFS returns low again, it activates the
SDATA output. When the entire word is transmitted, the
DRDY line will go high, turning off the SDATA output as
shown in Figure 12a.
RFS (I)
SCLK (I)
SDATA (O)
t24
t28
LSB
t26
MSB
t29
THREE-STATE
t20
A0 (I)
t22
t23
t21
t27
t25
DRDY (O)
Figure 12a. External Clocking Mode, Output Data Read Operation
THREE-STATE
t27
t26
MSB
t30
t 31
BIT N
t24
t25
BIT N+1
SDATA (O)
SCLK (I)
RFS (I)
t20
A0 (I)
DRDY (O)
t22
t
24
t25
Figure 12b. External Clocking Mode, Output Data Read Operation (
RFS Returns High during Read Operation)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-20R-MY | CONVERTER MOD DC/DC 7.5V 50W |
| VI-20P-MY | CONVERTER MOD DC/DC 13.8V 50W |
| IDT72V225L15TF8 | IC FIFO SYNC 1024X18 15NS 64QFP |
| MS27467T21B16P | CONN PLUG 16POS STRAIGHT W/PINS |
| MS3122E10-6SW | CONN RCPT 6POS BOX MOUNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7710AR-REEL | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7710AR-REEL7 | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7710ARZ | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7710ARZ | 制造商:Analog Devices 功能描述:IC ADC 24BIT 1.02KSPS SOIC-24 |
| AD7710ARZ-REEL | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。