參數(shù)資料
型號: AD7710AR-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 13/32頁
文件大?。?/td> 0K
描述: IC ADC 24BIT DIFF INP 24-SOIC
標準包裝: 400
位數(shù): 24
采樣率(每秒): 1.03k
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 45mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應商設(shè)備封裝: 24-SOIC W
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個差分,單極;2 個差分,雙極
REV. G
–20–
AD7710
Read Operation
Data can be read from either the output register, the control
register, or the calibration registers. A0 determines whether the
data read accesses data from the control register or from the
output/calibration registers. This A0 signal must remain valid
for the duration of the serial read operation. With A0 high, data is
accessed from either the output register or from the calibration
registers. With A0 low, data is accessed from the control register.
The function of the
DRDY line is dependent only on the output
update rate of the device and the reading of the output data
register.
DRDY goes low when a new data-word is available in
the output data register. It is reset high when the last bit of data
(either 16th bit or 24th bit) is read from the output register. If
data is not read from the output register, the
DRDY line will
remain low. The output register will continue to be updated at
the output update rate, but
DRDY will not indicate this. A read
from the device in this circumstance will access the most recent
word in the output register. If a new data-word becomes avail-
able to the output register while data is being read from the
output register,
DRDY will not indicate this and the new data-
word will be lost to the user.
DRDY is not affected by reading
from the control register or the calibration registers.
Data can be accessed from the output data register only when
DRDY is low. If RFS goes low with DRDY high, no data trans-
fer will take place.
DRDY does not have any effect on reading
data from the control register or from the calibration registers.
Figure 10 shows a timing diagram for reading from the AD7710
in the self-clocking mode. This read operation shows a read
from the AD7710’s output data register. A read from the control
register or calibration registers is similar, but, in these cases, the
DRDY line is not related to the read function. Depending on
the output update rate, it can go low at any stage in the control/
calibration register read cycle without affecting the read and its
status should be ignored. A read operation from either the con-
trol or calibration registers must always read 24 bits of data
from the respective register.
Figure 10 shows a read operation from the AD7710. For the
timing diagram shown, it is assumed that there is a pull-up
resistor on the SCLK output. With
DRDY low, the RFS input
is brought low.
RFS going low enables the serial clock of the
AD7710 and also places the MSB of the word on the serial data
line. All subsequent data bits are clocked out on a high to low
transition of the serial clock and are valid prior to the following
rising edge of this clock. The final active falling edge of SCLK
clocks out the LSB and this LSB is valid prior to the final active
rising edge of SCLK. Coincident with the next falling edge of
SCLK,
DRDY is reset high. DRDY going high turns off the
SCLK and the SDATA outputs. This means that the data hold
time for the LSB is slightly shorter than for all other bits.
SDATA (O)
SCLK (O)
THREE-STATE
RFS (I)
A0 (I)
t 4
t 5
t 7
t 8
t10
9
t
DRDY (O)
t 6
t 3
MSB
LSB
t 2
Figure 10. Self-Clocking Mode, Output Data Read Operation
相關(guān)PDF資料
PDF描述
VI-2NK-MX-F3 CONVERTER MOD DC/DC 40V 75W
LTC1419CG IC A/D CONV 14BIT SAMPLNG 28SSOP
IDT7202LA15TPI IC FIFO ASYNCH 1KX9 15NS 28DIP
MS27468T15F5SB CONN RCPT 5POS JAM NUT W/SCKT
IDT7202LA12TPG IC FIFO ASYNCH 1KX9 12NS 28DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7710ARZ 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7710ARZ 制造商:Analog Devices 功能描述:IC ADC 24BIT 1.02KSPS SOIC-24
AD7710ARZ-REEL 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7710ARZ-REEL7 功能描述:IC ADC 24BIT DIFF INP 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7710SQ 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1.028KSPS 24BIT SERL 24CDIP - Rail/Tube 制造商:Analog Devices 功能描述:IC ADC 24BIT DIFF INP 24-CDIP 制造商:Analog Devices 功能描述:IC ADC 24BIT SERIAL DIP-24 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, SERIAL, DIP-24 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 24 BIT SIGMA DELTA ADC IC 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, SERIAL, DIP-24; Resolution (Bits):24bit; Supply Voltage Type:Single; Supply Voltage Min:5V; Supply Voltage Max:10V; Supply Current:4mA; Digital IC Case Style:DIP; No. of Pins:24; Input Channel Type:Differential 制造商:Analog Devices 功能描述:CONVERTER - ADC 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1.028ksps 24-bit Serial 24-Pin CDIP