- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373914 > AD7705EB (Analog Devices, Inc.) Precision Zero-Drift Operational Amplifier with Internal Capacitors; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C PDF資料下載
參數(shù)資料
| 型號： | AD7705EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Precision Zero-Drift Operational Amplifier with Internal Capacitors; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
| 中文描述： | 3伏/ 5伏1毫瓦2-/3-Channel 16位Σ-Δ模數(shù)轉(zhuǎn)換器（264.12十一） |
| 文件頁數(shù)： | 4/32頁 |
| 文件大?。?/td> | 264K |
| 代理商： | AD7705EB |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7705/AD7706
TIMING CHARACTERISTICS
1, 2
–4–
REV. A
Limit at T
MIN
, T
MAX
(B Version)
400
2.5
0.4
×
t
CLKIN
0.4
×
t
CLKIN
500
×
t
CLKIN
100
Parameter
f
CLKIN
Units
kHz min
MHz max
ns min
ns min
ns nom
ns min
Conditions/Comments
Master Clock Frequency: Crystal Oscillator or Externally Supplied
for Specified Performance
Master Clock Input Low Time. t
CLKIN
= 1/f
CLKIN
Master Clock Input High Time
DRDY
High Time
RESET
Pulsewidth
3, 4
t
CLKIN LO
t
CLKIN HI
t
1
t
Read Operation
t
3
t
4
t
55
0
120
0
80
100
100
100
0
10
60
100
100
ns min
ns min
ns min
ns max
ns max
ns min
ns min
ns min
ns min
ns max
ns max
ns max
DRDY
to
CS
Setup Time
CS
Falling Edge to SCLK Rising Edge Setup Time
SCLK Falling Edge to Data Valid Delay
V
DD
= +5V
V
= +3.0V
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge to SCLK Rising Edge Hold Time
Bus Relinquish Time after SCLK Rising Edge
V
DD
= +5V
V
= +3.0V
SCLK Falling Edge to
DRDY
High
7
t
6
t
7
t
8
t
96
t
10
Write Operation
t
11
t
12
t
13
t
14
t
15
t
16
120
30
20
100
100
0
ns min
ns min
ns min
ns min
ns min
ns min
CS
Falling Edge to SCLK Rising Edge Setup Time
Data Valid to SCLK Rising Edge Setup Time
Data Valid to SCLK Rising Edge Hold Time
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge to SCLK Rising Edge Hold Time
NOTES
1
Sample tested at +25
°
C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
2
See Figures 16 and 17.
3
f
Duty Cycle range is 45% to 55%. f
must be supplied whenever the AD7705/AD7706 is not in Standby mode. If no clock is present in this case, the device
can draw higher current than specified and possibly become uncalibrated.
4
The AD7705/AD7706 is production tested with f
at 2.4576MHz (1MHz for some I
tests). It is guaranteed by characterization to operate at 400kHz.
5
These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
or V
limits.
6
These numbers are derived from the measured time taken by the data output to change 0.5V when loaded with the circuit of Figure 1. The measured number is
then extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and as such are independent of external bus loading capacitances.
7
DRDY
returns high after the first read from the device after an output update. The same data can be read again, if required, while
DRDY
is high, although care
should be taken that subsequent reads do not occur close to the next output update.
TO OUTPUT
PIN
50pF
I
SINK
(800
m
A AT V
DD
= +5V
100
m
A AT V
DD
= +3V)
+1.6V
I
SOURCE
(200
m
A AT V
DD
= +5V
100
m
A AT V
DD
= +3V)
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
(V
DD
= +2.7V to +5.25V; GND = 0 V; f
CLKIN
= 2.4576MHz; Input Logic 0 = 0 V, Logic 1 = V
DD
unless otherwise noted.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7706* | 3 V/5 V. 1 mW 2-/3-Channel 16-Bit. Sigma-Delta ADCs |
| AD7706EB | High Performance Switched Capacitor Universal Filter; Package: PDIP; No of Pins: 14; Temperature Range: 0°C to +70°C |
| AD7706(中文) | 3 V/5 V, 1 Mw 2-/3-Channel 16-Bit, Sigma-Delta ADCs(三輸入通道16位A/D轉(zhuǎn)換器) |
| AD7705(中文) | 3 V/5 V, 1 Mw 2-/3-Channel 16-Bit, Sigma-Delta ADCs(完全差分輸入通道16位A/D轉(zhuǎn)換器) |
| AD7707BR | 3 V/5 V, +-10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7706 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs |
| AD7706BN | 功能描述:IC ADC 16BIT 3CH 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7706BNZ | 功能描述:IC ADC 16BIT 3CHAN 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7706BNZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。