- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7689BCPZRL7 (Analog Devices Inc)IC ADC 16BIT 250KSPS 8CH 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7689BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 250KSPS 8CH 20LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Power Line Monitoring Motor Control |
| 產(chǎn)品變化通告： | Startup Circuitry Design Improvement Change 15/April/2009 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 21mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 8 個(gè)單端，單極；4 個(gè)差分，雙極；4 個(gè)偽差分，雙極 |
| 其它名稱： | AD7689BCPZRL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7682/AD7689
Rev. D | Page 27 of 32
GENERAL TIMING WITH A BUSY INDICATOR
Figure 38 details the timing for all three modes: read/write
during conversion (RDC), read/write after conversion (RAC),
and read/write spanning conversion (RSC). Note that the gating
item for both CFG and data readback is at the end of conversion
(EOC). As detailed previously, the data access should occur up
to safe data reading/writing time, tDATA. If the full CFG word is
not written to prior to EOC, it is discarded and the current
configuration remains.
At the EOC, if CNV is low, the busy indicator is enabled. In
addition, to generate the busy indicator properly, the host must
assert a minimum of 17 SCK falling edges to return SDO to high
impedance because the last bit on SDO remains active. Unlike the
case detailed in the Read/Write Spanning Conversion Without a
Busy Indicator section, if the conversion result is not read out
fully prior to EOC, the last bit clocked out remains. If this bit is
low, the busy signal indicator cannot be generated because the
busy generation requires either a high impedance or a remaining
bit high-to-low transition. A good example of this occurs when
an SPI host sends 16 SCKs because these are usually limited to
8-bit or 16-bit bursts; thus the LSB remains. Because the transi-
greater), the LSB is low 50% of the time. For this interface, the SPI
host needs to burst 24 SCKs, or a QSPI interface can be used and
programmed for 17 SCKs.
The SCK can idle high or low depending on the CPOL and
CPHA settings if SPI is used. A simple solution is to use CPOL =
CPHA = 1 (not shown) with SCK idling high.
From power-up, in any read/write mode, the first three conver-
sion results are undefined because a valid CFG does not take
place until the 2nd EOC; thus, two dummy conversions are
required. Also, if the state machine writes the CFG during the
power-up state (RDC shown), the CFG register needs to be
rewritten again at the next phase. Note that the first valid data
occurs in Phase (n + 1) when the CFG register is written during
Phase (n 1).
ACQUISITION
(n – 1) UNDEFINED
ACQUISITION
(n)
ACQUISITION
(n + 1)
ACQUISITION
(n + 2)
PHASE
POWER
UP
EOC
START OF CONVERSION
(SOC)
EOC
CONVERSION
(n)
CONVERSION
(n + 1)
CONVERSION
(n – 2) UNDEFINED
07
35
3-
04
4
tCONV
tCYC
tDATA
CNV
DIN
RDC
RAC
RSC
SDO
NOTES
1. CNV MUST BE LOW PRIOR TO THE END OF CONVERSION (EOC) TO GENERATE THE BUSY INDICATOR.
2. A TOTAL OF 17 SCK FALLING EDGES ARE REQUIRED TO RETURN SDO TO HIGH-Z. IF CFG READBACK IS ENABLED,
A TOTAL OF 31 SCK FALLING EDGES IS REQUIRED TO RETURN SDO TO HIGH-Z.
DATA (n)
DATA (n – 1)
XXX
DATA (n – 2)
XXX
DATA (n – 2)
XXX
DATA (n – 2)
XXX
DATA (n – 2)
XXX
DATA (n – 1)
XXX
DATA (n – 1)
XXX
DATA (n – 1)
XXX
DATA (n – 3)
XXX
DIN
SDO
DATA (n + 1)
DATA (n)
DATA (n + 1)
DIN
CFG (n)
CFG (n + 2)
CFG (n + 1)
CFG (n + 3)
SDO
SCK
1
SCK
1n
n + 1
17
1
n
n + 1
17
1
n
n + 1
17
SCK
1
XXX
NOTE 1
NOTE 2
CFG (n)
CFG (n + 1)
CFG (n + 2)
CFG (n)
CFG (n + 1)
CFG (n + 2)
CFG (n + 3)
CONVERSION
(n – 1) UNDEFINED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7690BCPZRL | IC ADC 18BIT 400KSPS 10-LFCSP |
| AD7691BCPZRL7 | IC ADC 18BIT SAR 250KSPS 10LFCSP |
| AD7693BRMZRL7 | IC ADC 16BIT 500KSPS 10-MSOP |
| AD7694ARMZ | IC ADC 16BIT SAR 250KSPS 8MSOP |
| AD7699BCPZRL7 | IC ADC 8CH 16BIT 500KSPS 20LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD768ACHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 30 MSPS D/A Converter |
| AD768AF/QMLR | 制造商:Analog Devices 功能描述: |
| AD768AR | 功能描述:IC DAC 16BIT 30MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。