- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373927 > AD7687 (Analog Devices, Inc.) +3.3V, 2.7Gbps Dual 2 x 2 Crosspoint Switch PDF資料下載
參數(shù)資料
| 型號： | AD7687 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | +3.3V, 2.7Gbps Dual 2 x 2 Crosspoint Switch |
| 中文描述： | 3MW的，100ksps的14位ADC的6引腳SOT - 23 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 480K |
| 代理商： | AD7687 |
AD7940
POWER-DOWN MODE
This mode is intended for use in applications where slower
throughput rates are required. Either the ADC is powered down
between each conversion, or a series of conversions may be
performed at a high throughput rate, and then the ADC is pow-
ered down for a relatively long duration between these bursts of
several conversions. When the AD7940 is in power-down, all
analog circuitry is powered down.
Rev. 0 | Page 14 of 20
To enter power-down, the conversion process must be inter-
rupted by bringing CS high anywhere after the second falling
edge of SCLK and before the 10th falling edge of SCLK as
shown in Figure 17. Once CS has been brought high in this
window of SCLKs, the part will enter power-down, the
conversion that was initiated by the falling edge of CS will be
terminated, and SDATA will go back into three-state. If CS is
brought high before the second SCLK falling edge, the part will
remain in normal mode and will not power down. This will
avoid accidental power-down due to glitches on the CS line.
In order to exit this mode of operation and power up the
AD7940 again, a dummy conversion is performed. On the fal-
ling edge of CS, the device will begin to power up and will
continue to power up as long as CS is held low until after the
falling edge of the 10th SCLK. The device will be fully powered
up once at least 16 SCLKs (or approximately 6 μs) have elapsed
and valid data will result from the next conversion as shown in
Figure 18. If CS is brought high before the 10th falling edge of
SCLK, regardless of the SCLK frequency, the AD7940 will go
back into power-down again. This avoids accidental power-up
due to glitches on the CS line or an inadvertent burst of 8 SCLK
cycles while CS is low. So although the device may begin to
power-up on the falling edge of CS, it will power down again on
the rising edge of CS as long as it occurs before the 10th SCLK
falling edge.
0
SCLK
SDATA
1
2
10
16
THREE-STATE
CS
Figure 17. Entering Power-Down Mode
0
1
10
16
1
16
SDATA
SCLK
CS
INVALID DATA
VALID DATA
THE PART IS FULLY POWERED
UP WITH V
IN
FULLY ACQUIRED
THE PART BEGINS
TO POWER UP
t
POWER UP
Figure 18. Exiting Power-Down Mode
相關PDF資料 |
PDF描述 |
|---|---|
| AD7683ARM | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
| AD7683ARMRL7 | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
| AD7683BRM | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
| AD7940 | 3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| AD7683BRMRL7 | 16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD76871 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7687BCPZ-R2 | 制造商:Analog Devices 功能描述: |
| AD7687BCPZRL | 功能描述:IC ADC 16BIT SAR 250KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7687BCPZRL7 | 功能描述:IC ADC 16BIT SAR 250KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7687BRM | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 16-bit Serial 10-Pin MSOP Tube 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。