- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7676ASTZRL (Analog Devices Inc)IC ADC 16BIT DIFF INP 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7676ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/20頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT DIFF INP 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 74mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 配用： | EVAL-AD7676CBZ-ND - BOARD EVALUATION FOR AD7676 |
REV. B
AD7676
–16–
In Read-after-Conversion Mode, unlike in other modes, it should
be noted that the signal BUSY returns LOW after the 16 data
bits are pulsed out and not at the end of the conversion phase,
which results in a longer BUSY width.
In Read-during-Conversion Mode, the serial clock and data
toggle at appropriate instances, which minimizes potential feed-
through between digital activity and the critical conversion decisions.
SLAVE SERIAL INTERFACE
External Clock
The AD7676 is configured to accept an externally supplied serial
data clock on the SCLK pin when the EXT/
INT pin is held HIGH.
In this mode, several methods can be used to read the data. The
external serial clock is gated by
CS and the data are output when
both
CS and RD are LOW. Thus, depending on CS, the data can
be read after each conversion or during the following conversion.
The external clock can be either a continuous or discontinuous
clock. A discontinuous clock can be either normally HIGH or
normally LOW when inactive. Figures 19 and 20 show the detailed
timing diagrams of these methods. Usually, because the AD7676
has a longer acquisition phase than the conversion phase, the
data are read immediately after conversion.
While the AD7676 is performing a bit decision, it is important
that voltage transients not occur on digital input/output pins or
degradation of the conversion result could occur. This is particu-
larly important during the second half of the conversion phase
because the AD7676 provides error correction circuitry that can
correct for an improper bit decision made during the first half of
the conversion phase. For this reason, it is recommended that when
an external clock is being provided, it is a discontinuous clock
that is toggling only when BUSY is LOW or, more importantly,
that it does not transition during the latter half of BUSY HIGH.
External Discontinuous Clock Data Read after Conversion
This mode is the most recommended of the serial slave modes.
Figure 19 shows the detailed timing diagrams of this method.
After a conversion is complete, indicated by BUSY returning
LOW, the result of this conversion can be read while both
CS and
RD are LOW. The data is shifted out, MSB first, with 16 clock
pulses and is valid on both the rising and falling edges of the clock.
Among the advantages of this method, the conversion perfor-
mance is not degraded because there are no voltage transients
on the digital interface during the conversion process.
Another advantage is to be able to read the data at any speed up to
40 MHz, which accommodates both slow digital host interface
and the fastest serial reading.
Finally, in this mode only, the AD7676 provides a “daisy chain”
feature using the RDC/SDIN input pin for cascading multiple
converters together. This feature is useful for reducing component
count and wiring connections when it is desired as it is, for
instance, in isolated multiconverter applications.
An example of the concatenation of two devices is shown in
Figure 21. Simultaneous sampling is possible by using a common
CNVST signal. It should be noted that the RDC/SDIN input is
latched on the opposite edge of SCLK of the one used to shift
out the data on SDOUT. Thus, the MSB of the “upstream”
converter just follows the LSB of the “downstream” converter
on the next SCLK cycle.
CS
SCLK
SDOUT
D15
D14
D1
D0
D13
X15
X14
X13
X1
X0
Y15
Y14
BUSY
SDIN
INVSCLK = 0
X15
X14
X
12
3
14
15
16
17
18
EXT/
INT = 1
RD = 0
t35
t36 t37
t31
t32
t34
t16
t33
Figure 19. Slave Serial Data Timing for Reading (Read after Conversion)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7677ACPZ | IC ADC 16BIT DIFF INP 48-LFCSP |
| AD7678ACPZ | IC ADC 18BIT SAR W/BUFF 48LFCSP |
| AD7679ACPZ | IC ADC 18BIT SAR W/BUFF 48LFCSP |
| AD7680BRM | IC ADC 16BIT LP UNIPOLAR 8-MSOP |
| AD7683BCPZRL7 | IC ADC 16BIT 100KSPS 8LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7677 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC |
| AD7677AAST | 制造商:Analog Devices 功能描述: |
| AD7677ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7677ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7677ACPZ | 功能描述:IC ADC 16BIT DIFF INP 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。