- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10201 > AD7675ASTZRL (Analog Devices Inc)IC ADC 16BIT DIFF INP 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7675ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT DIFF INP 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 配用： | EVAL-AD7675CBZ-ND - BOARD EVALUATION FOR AD7675 |
REV. A
AD7675
–14–
t9
RESET
DATA
BUSY
CNVST
t8
Figure 12. RESET Timing
For other applications, conversions can be automatically initi-
ated. If
CNVST is held low when BUSY is low, the AD7675
controls the acquisition phase and then automatically initiates a
new conversion. By keeping
CNVST low, the AD7675 keeps
the conversion process running by itself. It should be noted that
the analog input has to be settled when BUSY goes low. Also, at
power-up,
CNVST should be brought low once to initiate the
conversion process. In this mode, the AD7675 could sometimes
run slightly faster than the guaranteed limit of 100 kSPS.
DIGITAL INTERFACE
The AD7675 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7675 digital interface also accommodates both 3 V or 5 V
logic by simply connecting the OVDD supply pin of the AD7675
to the host system interface digital supply. Finally, by using the
OB/
2C input pin, either two’s complement or straight binary
coding can be used.
The two signals
CS and RD control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually,
CS allows the selection of each AD7675 in
multicircuits applications and is held low in a single AD7675
design.
RD is generally used to enable the conversion result on
the data bus.
CNVST
BUSY
DATA
BUS
CS = RD = 0
PREVIOUS CONVERSION DATA
NEW DATA
t1
t10
t4
t3
t11
Figure 13. Master Parallel Data Timing for Reading
(Continuous Read)
PARALLEL INTERFACE
The AD7675 is configured to use the parallel interface (Figure 13)
when the SER/
PAR is held low. The data can be read either
after each conversion, which is during the next acquisition
phase, or during the following conversion as shown, respectively,
in Figure 14 and Figure 15. When the data is read during the
conversion, however, it is recommended that it be read-only
during the first half of the conversion phase. That avoids any
potential feedthrough between voltage transients on the digital
interface and the most critical analog conversion circuitry.
DATA
BUS
t12
t13
BUSY
CS
RD
CURRENT
CONVERSION
Figure 14. Slave Parallel Data Timing for Reading
(Read after Convert)
CS = 0
CNVST,
RD
t1
PREVIOUS
CONVERSION
DATA
BUS
t12
t13
BUSY
t4
t3
Figure 15. Slave Parallel Data Timing for Reading (Read
During Convert)
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 16, the LSB byte is output on D[7:0] and
the MSB is output on D[15:8] when BYTESWAP is low. When
BYTESWAP is high, the LSB and MSB bytes are swapped and
the LSB is output on D[15:8] and the MSB is output on D[7:0].
By connecting BYTESWAP to an address line, the 16-bit data
can be read in two bytes on either D[15:8] or D[7:0].
CS
RD
BYTE
PINS D[15:8]
PINS D[7:0]
HI-Z
HIGH BYTE
LOW BYTE
HIGH BYTE
HI-Z
t12
t13
Figure 16. 8-Bit Parallel Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27474T14F35SC | CONN RCPT 37POS JAM NUT W/SCKT |
| AD7663ACPZRL | IC ADC 16BIT CMOS 5V 48LFCSP |
| VE-263-IW-S | CONVERTER MOD DC/DC 24V 100W |
| AD7663ASTZRL | IC ADC 16BIT CMOS 48-LQFP T/R |
| ADN4692EBRZ-RL7 | IC TXRX MLVDS 100MBPS 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7676 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit +-1 LSB INL, 500 kSPS, Differential ADC |
| AD7676ACP | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP - Trays |
| AD7676ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7676ACPZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD7676ACPZRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。