- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10656 > AD7674ASTZ (Analog Devices Inc)IC ADC 18BIT 800KSPS 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7674ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT 800KSPS 48-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | ADC Applications ADC Architectures ADC DC/AC Performance |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 800k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 138mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 產(chǎn)品目錄頁面： | 778 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7674CBZ-ND - BOARD EVALUATION FOR AD7674 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7674
Rev. A | Page 20 of 28
FREQUECY (kHz)
70
P
S
RR
(dB)
65
40
100
1000
10000
110
60
55
50
45
03083-0-032
Figure 32. PSRR vs. Frequency
POWER DISSIPATION VERSUS THROUGHPUT
In Impulse mode, the AD7674 automatically reduces its power
consumption at the end of each conversion phase. During the
acquisition phase, the operating currents are very low, which
allows for a significant power savings when the conversion rate
is reduced, as shown in Figure 33. This feature makes the
AD7674 ideal for very low power battery applications. It should
be noted that the digital interface remains active even during
the acquisition phase. To reduce the operating digital supply
currents even further, the digital inputs need to be driven close
to the power rails (DVDD and DGND), and OVDD should not
exceed DVDD by more than 0.3 V.
SAMPLING RATE (SPS)
1000000
POW
E
R
D
ISSA
PA
TION
(
μW)
1M
100000
10000
1000
100
10
1
0.1
100k
10k
1k
100
1
WARP/NORMAL
10
PDBUF HIGH
03083-0-033
IMPULSE
Figure 33. Power Dissipation vs. Sample Rate
CONVERSION CONTROL
Figure 34 shows the detailed timing diagrams of the conversion
process. The AD7674 is controlled by the CNVST signal, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by PD, until the conversion is complete. The
CNVST signal operates independently of CS and RD signals.
CNVST
t1
t2
MODE
ACQUIRE
CONVERT
ACQUIRE
CONVERT
t7
t8
BUSY
t4
t3
t5
t6
03083-0-034
Figure 34. Basic Conversion Timing
Although CNVST is a digital signal, it should be designed with
special care with fast, clean edges and levels with minimum
overshoot and undershoot or ringing.
For applications where SNR is critical, the CNVST signal should
have very low jitter. This may be achieved by using a dedicated
oscillator for CNVST generation, or to clock it with a high
frequency low jitter clock, as shown in Figure 27.
In Impulse mode, conversions can be initiated automatically. If
CNVST is held low when BUSY goes low, the AD7674 controls
the acquisition phase and automatically initiates a new
conversion. By keeping CNVST low, the AD7674 keeps the
conversion process running by itself. Note that the analog input
has to be settled when BUSY goes low. Also, at power-up,
CNVST should be brought low once to initiate the conversion
process. In this mode, the AD7674 could sometimes run
slightly faster than the guaranteed limits of 570 kSPS in Impulse
mode. This feature does not exist in Warp or Normal modes.
DIGITAL INTERFACE
The AD7674 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7674 digital interface also accommodates both 3 V and 5 V
logic by simply connecting the AD7674’s OVDD supply pin to
the host system interface digital supply. Finally, by using the
OB/2C input pin in any mode but 18-bit interface mode, both
twos complement and straight binary coding can be used.
The two signals, CS and RD, control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7674 in
multicircuit applications, and is held low in a single AD7674
design. RD is generally used to enable the conversion result on
the data bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7984BRMZ | IC ADC 18BIT 1.3MSPS SAR 10MSOP |
| MAX9040AEUK+T | IC COMPARATOR SNGL SOT23-5 |
| AD7671ASTZ | IC ADC 16BIT CMOS 1MSPS 48-LQFP |
| MAX9013EUA+T | IC COMPARATOR TTL 8-UMAX |
| MAX9013ESA+T | IC COMPARATOR TTL 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7674ASTZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC |
| AD7674ASTZL | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC |
| AD7674ASTZRL | 功能描述:IC ADC 18BIT 800KSPS 48-LQFP T/R RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7675 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 100 kSPS, Differential ADC |
| AD7675ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LFCSP EP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。