- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7654ACP (ANALOG DEVICES INC) Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7654ACP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| 中文描述： | 4-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, QCC48 |
| 封裝： | MO-220-VKKD-2, LFCSP-48 |
| 文件頁(yè)數(shù)： | 15/24頁(yè) |
| 文件大小： | 734K |
| 代理商： | AD7654ACP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
REV. 0
AD7654
–15–
SAMPLING RATE – kSPS
0.1
1
10
P
100
1000
1
10
100
1000
NORMAL
IMPULSE
Figure 7. Power Dissipation vs. Sample Rate
CONVERSION CONTROL
Figure 8 shows the detailed timing diagrams of the conversion
process. The AD7654 is controlled by the signal
CNVST
, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conver-
sion is complete. The
CNVST
signal operates independently of
the
CS
and
RD
signals. The A0 signal is the MUX select sig-
nal that chooses which input signal will be sampled. When
high, INx1 is chosen and when low, INx2 is chosen, where x is
either A or B. It should be noted that this signal should not be
changed during the acquisition phase of the converter.
CNVST
BUSY
MODE
t
2
t
1
t
3
t
4
t
5
t
6
t
7
t
8
ACQUIRE
CONVERT A
ACQUIRE
CONVERT
CONVERT B
EOC
t
12
A0
t
14
t
15
t
13
t
11
t
10
Figure 8. Conversion Control
In Impulse mode, conversions can be automatically initiated. If
CNVST
is held low when BUSY is low, the AD7654 controls
the acquisition phase and automatically initiates a new con-
version. By keeping
CNVST
low, the AD7654 keeps the
conversion process running by itself. It should be noted that the
analog input has to be settled when BUSY goes low. Also, at
power-up,
CNVST
should be brought low once to initiate the
conversion process. In this mode, the AD7654 could sometimes
run slightly faster than the guaranteed limits in the Impulse
mode of 444 kSPS. This feature does not exist in Normal mode.
Although
CNVST
is a digital signal, it should be designed with
special care with fast, clean edges and levels, and with minimum
overshoot and undershoot or ringing.
For applications where the SNR is critical, the
CNVST
signal
should have very low jitter. Some solutions to achieve this are to
use a dedicated oscillator for
CNVST
generation or, at least, to
clock it with a high frequency low jitter clock, as shown in Figure 5.
t
9
RESET
DATA BUS
BUSY
CNVST
t
8
Figure 9. Reset Timing
DIGITAL INTERFACE
The AD7654 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7654 digital interface accommodates either 3 V or 5 V logic
by simply connecting the OVDD supply pin of the AD7654 to the
host system interface digital supply.
Signals
CS
and
RD
control the interface. When at least one of
these signals is high, the interface outputs are in high impedance.
Usually,
CS
allows the selection of each AD7654 in multicircuit
applications and is held low in a single AD7654 design.
RD
is
generally used to enable the conversion result on the data bus.
In parallel mode, signal A/
B
allows the choice of reading either
the output of channel A or channel B, whereas in serial mode,
signal A/
B
controls which channel is output first.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7654ACPRL | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654AST | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7654ASTRL | Dual 2-Channel Simultaneous Sampling SAR 500 kSPS 16-Bit ADC |
| AD7655 | Low Cost 4-Channel 1 MSPS 16-Bit ADC |
| AD7655ACP | Low Cost 4-Channel 1 MSPS 16-Bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7654ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP EP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:16-BIT SIMULTANEOUS SAMPLING 500KSPS ADC - Bulk |
| AD7654ACPZ | 功能描述:IC ADC 16BIT DUAL 2CH 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7654ACPZRL | 功能描述:IC ADC 16BIT DUAL 2CH 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7654AST | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT SIMULTANEOUS SAMPLING 500KSPS - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7654 LQFP48 |
| AD7654ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。