- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7653ACPZRL (Analog Devices Inc)IC ADC 16BIT UNIPOLAR 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7653ACPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT UNIPOLAR 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 145mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)偽差分，單極 |
| 配用： | EVAL-AD7653CBZ-ND - BOARD EVALUATION FOR AD7653 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7653
TYPICAL CONNECTION DIAGRAM
when the switches are opened, the input impedance is limited to
C1. R1 and C2 make a 1-pole low-pass filter that reduces
undesirable aliasing effects and limits the noise.
Figure 22 shows a typical connection diagram for the AD7653.
Analog Input
When the source impedance of the driving circuit is low, the
AD7653 can be driven directly. Large source impedances will
significantly affect the ac performance, especially total
harmonic distortion.
Figure 23. Equivalent Analog Input Circuit
shows an equivalent circuit of the input structure of
the AD7653.
The two diodes, D1 and D2, provide ESD protection for the
analog inputs IN and INGND. Care must be taken to ensure
that the analog input signal never exceeds the supply rails by
more than 0.3 V. This will cause these diodes to become
forward-biased and start conducting current. These diodes can
handle a forward-biased current of 100 mA maximum. For
instance, these conditions could eventually occur when the
input buffer’s (U1) supplies are different from AVDD. In such a
case, an input buffer with a short-circuit current limitation can
be used to protect the part.
Driver Amplifier Choice
Although the AD7653 is easy to drive, the driver amplifier needs
to meet the following requirements:
The driver amplifier and the AD7653 analog input circuit
must be able to settle for a full-scale step of the capacitor
array at a 16-bit level (0.0015%). In the amplifier’s data
sheet, settling at 0.1% to 0.01% is more commonly
specified. This could differ significantly from the settling
time at a 16-bit level and should be verified prior to driver
selection. The tiny op amp AD8021, which combines
ultralow noise and high gain-bandwidth, meets this settling
time requirement even when used with gains up to 13.
C2
R1
D1
D2
C1
IN
OR INGND
AGND
AVDD
02966-0-008
The noise generated by the driver amplifier needs to be
kept as low as possible in order to preserve the SNR and
transition noise performance of the AD7653. The noise
coming from the driver is filtered by the AD7653 analog
input circuit 1-pole low-pass filter made by R1 and C2 or
by the external filter, if one is used.
This analog input structure allows the sampling of the different-
tial signal between IN and INGND. Unlike other converters,
INGND is sampled at the same time as IN. By using this differ-
ential input, small signals common to both inputs are rejected.
For instance, by using INGND to sense a remote signal ground,
ground potential differences between the sensor and the local
ADC ground are eliminated.
The driver needs to have a THD performance suitable to
that of the AD7653.
The AD8021 meets these requirements and is appropriate for
almost all applications. The AD8021 needs a 10 pF external
compensation capacitor that should have good linearity as an
NPO ceramic or mica type.
During the acquisition phase, the impedance of the analog input
IN can be modeled as a parallel combination of capacitor C1
and the network formed by the series connection of R1 and C2.
C1 is primarily the pin capacitance. R1 is typically 168 and is
a lumped component made up of some serial resistors and the
on resistance of the switches. C2 is typically 60 pF and is mainly
the ADC sampling capacitor. During the conversion phase,
The AD8022 could also be used if a dual version is needed and
gain of 1 is present. The AD829 is an alternative in applications
where high frequency (above 100 kHz) performance is not
required. In gain of 1 applications, it requires an 82 pF
compensation capacitor. The AD8610 is an option when low
bias current is needed in low frequency applications.
Rev. A | Page 17 of 28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7654ACPZ | IC ADC 16BIT DUAL 2CH 48-LFCSP |
| AD7655ACPZRL | IC ADC 16BIT 4CHAN 48LFCSP |
| AD7656YSTZ-REEL | IC ADC 16BIT 6CH 250KSPS 64LQFP |
| AD7657YSTZ-1 | IC ADC 14BIT 6CH 250KSPS 64LQFP |
| AD7660ASTZRL | IC ADC 16BIT UNIPOLAR 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7653AST | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7653 LQFP48 |
| AD7653ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LQFP T/R |
| AD7653ASTZ | 功能描述:IC ADC 16BIT 1MSPS W/REF 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7653ASTZRL | 功能描述:IC ADC 16BIT UNIPOLAR 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7654 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。