參數(shù)資料
型號: AD7652ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 24/28頁
文件大?。?/td> 0K
描述: IC ADC 16BIT UNIPOLAR 48LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 90mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 托盤
輸入數(shù)目和類型: 2 個偽差分,單極
配用: EVAL-AD7652CBZ-ND - BOARD EVALUATION FOR AD7652
AD7652
TIMING SPECIFICATIONS
Table 3. –40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted
Parameter
Symbol
Min
Typ
Max
Unit
Convert Pulsewidth
t1
10
ns
Time between Conversions
t2
2
s
CNVST LOW to BUSY HIGH Delay
t3
35
ns
BUSY HIGH All Modes Except Master Serial Read after Convert
t4
1.25
s
Aperture Delay
t5
2
ns
End of Conversion to BUSY LOW Delay
t6
10
ns
Conversion Time
t7
1.25
s
Acquisition Time
t8
750
ns
RESET Pulsewidth
t9
10
ns
(Parallel Interface Modes)
CNVST LOW to DATA Valid Delay
t10
1.25
s
DATA Valid to BUSY LOW Delay
t11
12
ns
Bus Access Request to DATA Valid
t12
45
ns
Bus Relinquish Time
t13
5
15
ns
Refer to Figure 32 and Figure 33 (Master Serial Interface Modes)1
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay1
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay
t17
525
ns
SYNC Asserted to SCLK First Edge Delay
t18
3
ns
Internal SCLK Period2
t19
25
40
ns
Internal SCLK HIGH2
t20
12
ns
Internal SCLK LOW2
t21
7
ns
SDOUT Valid Setup Time2
t22
4
ns
SDOUT Valid Hold Time2
t23
2
ns
SCLK Last Edge to SYNC Delay2
t24
3
ns
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read after Convert2
t28
CNVST LOW to SYNC Asserted Delay
t29
1.25
s
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to
and
(Slave Serial Interface Modes)1
External SCLK Setup Time
t31
5
ns
External SCLK Active Edge to SDOUT Delay
t32
3
18
ns
SDIN Setup Time
t33
5
ns
SDIN Hold Time
t34
5
ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
1In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
2In Serial Master Read during Convert Mode. See Table 4 for serial master read after convert mode.
Rev. 0 | Page 5 of 28
相關(guān)PDF資料
PDF描述
VE-B63-IV-S CONVERTER MOD DC/DC 24V 150W
CXC3106A1812S CONN PLUG 6POS STRGHT SKT
VE-B62-IV-S CONVERTER MOD DC/DC 15V 150W
VE-B2Y-MY CONVERTER MOD DC/DC 3.3V 33W
SP3244ECA-L/TR IC TXRX RS232 28SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7652ACPZRL 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7652AST 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7652 LQFP48
AD7652ASTRL 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP T/R
AD7652ASTZ 功能描述:IC ADC 16BIT 500KSPS REF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7652ASTZRL 功能描述:IC ADC 16BIT UNIPOLAR 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極