參數(shù)資料
型號(hào)： AD7652
廠(chǎng)商： Analog Devices, Inc.
元件分類(lèi)： 圓形連接器
英文描述： Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:D38999 Series III; No. of Contacts:4; Connector Shell Size:13; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
中文描述： 16位1 MSPS的特區(qū)單極型ADC檔
文件頁(yè)數(shù)： 7/23頁(yè)
文件大?。?/td> 336K
代理商： AD7652
REV. PrA
PRELIMINARY TECHNICAL DATA
AD7667
–7–
state of the SYNC signal. It is active in both master and slave mode. When LOW, SYNC
is active HIGH. When HIGH, SYNC is active LOW.
When SER/
PAR
is LOW, this output is used as Bit 6 of the Parallel Port Data Output
Bus.
When SER/
PAR
is HIGH, this input, part of the serial port, is used to invert the SCLK signal.
It is active in both master and slave mode.
When SER/
PAR
is LOW, this output is used as Bit 7 of the Parallel Port Data Output
Bus.
When SER/
PAR
is HIGH, this input, part of the serial port, is used as either an external
data input or a read mode selection input depending on the state of EX T /
INT
.
When EX T /
INT
is HIGH, RDC/SDIN could be used as a data input to daisy chain the conver-
sion results from two or more ADCs onto a single SDOUT line. T he digital data level on
SDIN is output on DAT A with a delay of 16 SCLK periods after the initiation of the read
sequence.
When EX T /
INT
is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN
is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW,
the data can be output on SDOUT only when the conversion is complete.
Input/Output Interface Digital Power Ground
Input/Output Interface Digital Power. Nominally at the same supply than the supply of
the host interface (5 V or 3 V).
Digital Power. Nominally at 5 V.
Digital Power Ground
When SER/
PAR
is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus.
When SER/
PAR
is HIGH, this output, part of the serial port, is used as a serial data out
put synchronized to SCLK . Conversion results are stored in an on-chip register. T he
AD7667 provides the conversion result, MSB first, from its internal shift register. T he
DAT A format is determined by the logic level of OB/
2C
. In serial mode, when EX T /
INT
is LOW, SDOUT is valid on both edges of SCLK .
In serial mode, when EX T /
INT
is HIGH:
If INVSC L K is L OW, SDOUT is updated on SC L K rising edge and valid on the next
falling edge.
If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the next rising
edge.
When SER/
PAR
is L OW, this output is used as the Bit 9 of the Parallel Port Data
Output Bus.
When SER/
PAR
is HIGH, this pin, part of the serial port, is used as a serial data clock
input or output, dependent upon the logic state of the EX T /
INT
pin. T he active edge
where the data SDOUT is updated depends upon the logic state of the INVSCLK pin.
When SER/
PAR
is LOW, this output is used as the Bit 10 of the Parallel Port Data Output
Bus.
When SER
/PAR
is HIGH, this output, part of the serial port, is used as a digital output
frame synchronization for use with the internal data clock (EX T /
INT
= Logic LOW).
When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and
remains HIGH while SDOUT output is valid. When a read sequence is initiated and
INVSYNC is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is
valid.
When SER/
PAR
is LOW, this output is used as the Bit 11 of the Parallel Port Data Output
Bus.
When SER/
PAR
is HIGH and EX T /
INT
is HIGH, this output, part of the serial port,
is used as a incomplete read error flag. In slave mode, when a data read is started and
not complete when the following conversion is complete, the current data is lost and
RDERROR is pulsed high.
Bit 12 to Bit 15 of the Parallel Port Data output bus. T hese pins are always outputs regard
less of the state of SER/
PAR
.
Busy Output. T ransitions HIGH when a conversion is started, and remains HIGH until
the conversion is complete and the data is latched into the on-chip shift register. T he fall
ing edge of BUSY could be used as a data ready clock signal.
Must Be T ied to Digital Ground
Read Data. When
CS
and
RD
are both LOW, the interface parallel or serial output bus is
enabled.
Chip Select. When
CS
and
RD
are both LOW, the interface parallel or serial output bus is
enabled.
CS
is also used to gate the external clock.
15
DAT A[6]
DI/O
or INVSCLK
16
DAT A[7]
DI/O
or RDC/SDIN
17
18
OGND
OVD D
P
P
19
20
21
DVDD
D GND
DAT A[8]
or SDOUT
P
P
D O
22
DAT A[9]
or SCLK
DI/O
23
DAT A[10]
D O
or SYNC
24
DAT A[11]
D O
or RDERROR
25–28
DAT A[12:15]
D O
29
BUSY
D O
30
31
DGND
RD
P
DI
32
CS
DI
Pin No.
Mnemonic
T ype
Description
相關(guān)PDF資料
PDF描述
AD7653 Circular Connector; No. of Contacts:4; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:13-4
AD7661 Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:D38999 Series III; No. of Contacts:4; Connector Shell Size:13; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
AD7663 Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:D38999 Series III; No. of Contacts:4; Connector Shell Size:13; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
AD7666 TV 8C 8#20 PIN PLUG
AD7667 Circular Connector; No. of Contacts:8; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:13-8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7652ACP 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT 500KSPS SAR UNIPOLAR ADC W/ REF - Bulk 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7652 LFSCP-48
AD7652ACPRL 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R
AD7652ACPZ 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7652ACPZRL 功能描述:IC ADC 16BIT UNIPOLAR 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7652AST 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7652 LQFP48
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*