- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8564 > AD7537LPZ (Analog Devices Inc)IC DAC 12BIT DUAL MULT 28PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7537LPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/10頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT DUAL MULT 28PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 250µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 24mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 667k |
AD7537
REV.
–5–
UNIPOLAR BINARY OPERATION
(2-QUADRANT MULTIPLICATION)
Figure 4 shows the circuit diagram for unipolar binary opera-
tion. With an ac input, the circuit performs 2-quadrant multipli-
cation. The code table for Figure 4 is given in Table II.
Operational amplifiers A1 and A2 can be in a single package
(AD644, AD712) or separate packages (AD544, AD711,
AD OP27). Capacitors C1 and C2 provide phase compensation
to help prevent overshoot and ringing when high-speed op amps
are used.
For zero offset adjustment, the appropriate DAC register is
loaded with all 0s and amplifier offset adjusted so that VOUTA or
VOUTB is 0 V. Full-scale trimming is accomplished by loading
the DAC register with all 1s and adjusting R1 (R3) so that
VOUTA (VOUTB) = –VIN (4095/4096). For high temperature op-
eration, resistors and potentiometers should have a low Tem-
perature Coefficient. In many applications, because of the
excellent Gain T.C. and Gain Error specifications of the
AD7537, Gain Error trimming is not necessary. In fixed refer-
ence applications, full scale can also be adjusted by omitting R1,
R2, R3, R4 and trimming the reference voltage magnitude.
Figure 4. AD7537 Unipolar Binary Operation
Table II. Unipolar Binary Code Table for
Circuit of Figure 4
Binary Number in
DAC Register
Analog Output,
MSB
LSB
VOUTA or VOUTB
1111 1111 1111
V
IN
4095
4096
1000 0000 0000
V
IN
2048
4096
= 1
2 V IN
0000 0000 0001
V
IN
1
4096
0000 0000 0000
0 V
BIPOLAR OPERATION
(4-QUADRANT MULTIPLICATION)
The recommended circuit diagram for bipolar operation is
shown in Figure 5. Offset binary coding is used.
With the appropriate DAC register loaded to 1000 0000 0000,
adjust R1 (R3) so that VOUTA (VOUTB) = 0 V. Alternatively, R1,
R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, 10)
varied for VOUTA (VOUTB) = 0 V. Full-scale trimming can be ac-
complished by adjusting the amplitude of VIN or by varying the
value of R5 (R8).
If R1, R2 (R3, R4) are not used, then resistors R5, R6, R7 (R8,
R9, R10) should be ratio matched to 0.01% to ensure gain error
performance to the data sheet specification. When operating
over a wide temperature range, it is important that the resistors
be of the same type so that their temperature coefficients match.
The code table for Figure 5 is given in Table III.
Figure 5. Bipolar Operation (Offset Binary Coding)
Table III. Bipolar Code Table for Offset Binary
Circuit of Figure 5
Binary Number in
DAC Register
Analog Output,
MSB
LSB
VOUTA or VOUTB
1111 1111 1111
+V
IN
2047
2048
1000 0000 0001
+V
IN
1
2048
1000 0000 0000
0 V
0111 1111 1111
V
IN
1
2048
0000 0000 0000
V
IN
2048
=V
IN
Applications–
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-2ND-IV | CONVERTER MOD DC/DC 85V 150W |
| VI-261-IV | CONVERTER MOD DC/DC 12V 150W |
| VI-B3R-MU-S | CONVERTER MOD DC/DC 7.5V 200W |
| VI-BW0-MX-S | CONVERTER MOD DC/DC 5V 75W |
| VI-2NB-IV | CONVERTER MOD DC/DC 95V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7537LPZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS 84) Loading Dual 12-Bit DAC |
| AD7537SE | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS (8+4) Loading Dual 12-Bit DAC |
| AD7537SE/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD7537SQ | 制造商:Analog Devices 功能描述: |
| AD7537SQ/883B | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。