參數(shù)資料
型號: AD7528JRZ
廠商: Analog Devices Inc
文件頁數(shù): 4/8頁
文件大小: 0K
描述: IC DAC 8BIT DUAL MULT 20-SOIC
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 37
設(shè)置時間: 400ns
位數(shù): 8
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 單電源
功率耗散(最大): 450mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 20-SOIC W
包裝: 管件
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
產(chǎn)品目錄頁面: 784 (CN2011-ZH PDF)
AD7528
REV. B
–4–
INTERFACE LOGIC INFORMATION
DAC Selection:
Both DAC latches share a common 8-bit input port. The con-
trol input
DAC A/DAC B selects which DAC can accept data
from the input port.
Mode Selection:
Inputs
CS and WR control the operating mode of the selected
DAC. See Mode Selection Table below.
Write Mode:
When
CS and WR are both low the selected DAC is in the write
mode. The input data latches of the selected DAC are transpar-
ent and its analog output responds to activity on DB0–DB7.
Hold Mode:
The selected DAC latch retains the data which was present on
DB0–DB7 just prior to
CS or WR assuming a high state. Both
analog outputs remain at the values corresponding to the data in
their respective latches.
Mode Selection Table
DAC A/DAC B
CS
WR
DAC A
DAC B
L
WRITE
HOLD
H
L
HOLD
WRITE
X
H
X
HOLD
X
H
HOLD
L = Low State; H = High State; X = Don’t Care.
WRITE CYCLE TIMING DIAGRAM
VDD
tDH
VIH
VIL
tDS
tWR
tAS
tAH
tCS
tCH
VDD
0
CHIP SELECT
DAC A/DAC B
WRITE
DATA IN
(DB0 – DB7)
DATA IN STABLE
NOTES:
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED
FROM 10% TO 90% OF VDD.
VDD = +5V, tr = tf = 20ns;
VDD = +15V, tr = tf = 40ns;
2. TIMING MEASUREMENT REFERENCE LEVEL IS
VIH + VIL
2
CIRCUIT INFORMATION—D/A SECTION
The AD7528 contains two identical 8-bit multiplying D/A con-
verters, DAC A and DAC B. Each DAC consists of a highly
stable thin film R-2R ladder and eight N-channel current steer-
ing switches. A simplified D/A circuit for DAC A is shown in
VREF A
AGND
DAC A DATA LATCHES
AND DRIVERS
2R
S1
2R
S2
2R
S3
2R
S8
2R
R
OUT A
RFB A
R
Figure 1. Simplified Functional Circuit for DAC A
Figure 1. An inverted R-2R ladder structure is used, that is, bi-
nary weighted currents are switched between the DAC output
and AGND thus maintaining fixed currents in each ladder leg
independent of switch state.
EQUIVALENT CIRCUIT ANALYSIS
Figure 2 shows an approximate equivalent circuit for one of the
AD7528’s D/A converters, in this case DAC A. A similar
equivalent circuit can be drawn for DAC B. Note that AGND
(Pin 1) is common for both DAC A and DAC B.
The current source ILEAKAGE is composed of surface and junc-
tion leakages and, as with most semiconductor devices, approxi-
mately doubles every 10
°C. The resistor R
O as shown in Figure
2 is the equivalent output resistance of the device which varies
with input code (excluding all 0s code) from 0.8 R to 2 R. R is
typically 11 k
. C
OUT is the capacitance due to the N-channel
switches and varies from about 50 pF to 120 pF depending
upon the digital input. g(VREF A, N) is the Thevenin equivalent
voltage generator due to the reference input voltage VREF A and
the transfer function of the R-2R ladder.
RFB A
AGND
OUT A
RO
g(VREF A, N)
ILKG
COUT
R
Figure 2. Equivalent Analog Output Circuit of DAC A
CIRCUIT INFORMATION–DIGITAL SECTION
The input buffers are simple CMOS inverters designed such
that when the AD7528 is operated with VDD = 5 V, the buffer
converts TTL input levels (2.4 V and 0.8 V) into CMOS logic
levels. When VIN is in the region of 2.0 volts to 3.5 volts the
input buffers operate in their linear region and pass a quiescent
current, see Figure 3. To minimize power supply currents it is
recommended that the digital input voltages be as close to the
supply rails (VDD and DGND) as is practically possible.
The AD7528 may be operated with any supply voltage in the
range 5
≤ V
DD
≤ 15 volts. With V
DD = +15 V the input logic
levels are CMOS compatible only, i.e., 1.5 V and 13.5 V.
VIN – Volts
800
0
I DD
A
(V
DD
=
+5V)
1
2
3
4
5
6
7
8
9
10
11
13
14
12
700
600
500
400
300
200
100
I DD
mA
(V
DD
=
+15V)
9
8
7
6
5
4
3
2
1
VDD = +5V
VDD = +15V
TA = +25 C
ALL DIGITAL INPUTS
TIED TOGETHER
Figure 3. Typical Plots of Supply Current, IDD vs. Logic
Input Voltage VIN, for VDD = +5 V and +15 V
相關(guān)PDF資料
PDF描述
VE-2NB-MW-F1 CONVERTER MOD DC/DC 95V 100W
VI-B0X-MY-F3 CONVERTER MOD DC/DC 5.2V 50W
D38999/24MH21HN CONN RCPT 21POS JAM NUT W/PINS
D38999/26KB5SC CONN PLUG 5POS STRAIGHT W/SCKT
AD9763ASTZ IC DAC 10BIT DUAL 125MSPS 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7528JRZ-REEL 功能描述:IC DAC 8BIT DUAL MULT 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD7528JRZ-REEL7 功能描述:IC DAC 8BIT DUAL MULT 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD7528KCWP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
AD7528KFN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
AD7528KN 功能描述:IC DAC 8BIT DUAL MULTIPLY 20-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*