參數(shù)資料
型號: AD7492BR
英文描述: 500kHz High Efficiency 3A Switching Regulator; Package: TO-220; No of Pins: 7; Temperature Range: 0°C to +70°C
中文描述: 的A / D轉(zhuǎn)換器
文件頁數(shù): 11/16頁
文件大小: 194K
代理商: AD7492BR
REV. 0
AD7492
–11–
t
2
t
CONVERT
t
3
t
4
t
8
t
5
t
6
t
7
t
9
t
10
BUSY
CS
RD
DBx
CONVST
Figure 9. Parallel Port Timing
t
2
t
CONVERT
t
9
CONVST
BUSY
DBx
DATA N
DATA N+1
Figure 10. Parallel Port Timing with
CS
and
RD
Tied Low
this mode a new conversion should not be initiated until 140 ns
after BUSY goes low. This acquisition time allows the track/hold
circuit to accurately acquire the input signal. As mentioned
earlier, a read should not be done during a conversion. This
mode facilitates the fastest throughput times for the AD7492.
M
ode 2 (Partial or Full Sleep Mode)
Figure 11 shows AD7492 in Mode 2 operation where the ADC
goes into either partial or full sleep mode after conversion. The
CONVST
line is brought low to initiate a conversion and remains
low until after the end of conversion. If
CONVST
goes high and
low again while BUSY is high, the conversion is restarted. Once
the BUSY line goes from a high to a low, the
CONVST
line has its
status checked and, if low, the part enters a sleep mode. The
type of sleep mode the AD7492 enters depends on what ever
way the PS/
FS
pin is hardwired. If the PS/
FS
pin is tied high,
the AD7492 will enter partial sleep mode. If the PS/
FS
pin is
tied low, the AD7492 will enter full sleep mode.
The device wakes up again on the rising edge of the
CONVST
signal. From partial sleep the AD7492 is capable of starting
conversions typically 1
μ
s after the rising edge of
CONVST
. The
CONVST
line can go from a high to a low during the wake-up
time, but the conversion will still not be initiated until after 1
μ
s.
We recommend that conversion should not be initiated until at
least 20
μ
s of the wake-up time has elapsed. This will ensure that
the AD7492 has stabilized to within 0.5 LSB of the analog input
value. After 1
μ
s, the AD7492 will have only stabilized to within
approximately 3 LSB of the input value. From full sleep this wake-
up time is typically 500
μ
s. In all cases the BUSY line will only go
high once
CONVST
goes low. Superior power performance can
be achieved in these modes of operation by waking up the
AD7492 only to carry out a conversion. The optimum power
performance is obtained when using full sleep mode as the ADC
comparator, Reference buffer and Reference circuit is powered
down. While in partial sleep mode, only the ADC comparator is
powered down and the reference buffer is put into a low power
mode. The 100 nF capacitor on the REF OUT pin is kept charged
up by the reference buffer in partial sleep mode while in full
sleep mode this capacitor slowly discharges. This explains why
the wake-up time is shorter in partial sleep mode. In both sleep
modes the clock oscillator circuit is powered down.
CONVST
BUSY
CS
RD
DBx
t
WAKEUP
t
CONVERT
Figure 11. Mode 2 Operation
相關(guān)PDF資料
PDF描述
AD7492BR-5 500kHz High Efficiency 3A Switching Regulator; Package: TO-220; No of Pins: 7; Temperature Range: 0°C to +70°C
AD7492BRU Dual High Efficiency, Low Noise, Synchronous Step-Down Switching Regulators
AD7492BRU-5 Dual High Efficiency, Low Noise, Synchronous Step-Down Switching Regulators
AD7501JN 8-Channel Analog Multiplexer
AD7501JP 4.5A, 500kHz Step-Down Switching Regulator; Package: DD PAK; No of Pins: 7; Temperature Range: 0°C to +70°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7492BR-5 制造商:Analog Devices 功能描述:ADC Single SAR 1.25Msps 12-bit Parallel 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:1.5MSPS 12-BIT ADC, INTERNAL REF + CLOCK - Bulk
AD7492BR-5-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1.25Msps 12-bit Parallel 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1.25MSPS 12-BIT PARALLEL 24SOIC W - Tape and Reel
AD7492BR-5-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1.25Msps 12-bit Parallel 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1.25MSPS 12-BIT PARALLEL 24SOIC W - Tape and Reel
AD7492BR-REEL 功能描述:IC ADC 12BIT W/REF W/CLK 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7492BR-REEL7 功能描述:IC ADC 12BIT W/REF W/CLK 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極