- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10540 > AD7492ARUZ (Analog Devices Inc)IC ADC 12BIT REF/CLOCK 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7492ARUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT REF/CLOCK 24TSSOP |
| 標準包裝： | 62 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 16.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
| 配用： | EVAL-AD7492CBZ-ND - BOARD EVALUATION FOR AD7492 |
AD7492
Rev. A | Page 6 of 24
TIMING SPECIFICATIONS
Table 3.
Limit at TMIN, TMAX
Parameter
AD7492/AD7492-4
AD7492-52
Unit
Description
tCONVERT
880
680
ns max
tWAKEUP
203
μs max
Partial Sleep Wake-Up Time
500
μs max
Full Sleep Wake-Up Time
t1
10
ns min
CONVST Pulse Width
t2
10
ns max
CONVST to BUSY Delay, VDD = 5 V
40
N/A
ns max
CONVST to BUSY Delay, VDD = 3 V
t3
0
ns max
BUSY to CS Setup Time
t44
0
ns max
CS to RD Setup Time
t5
20
ns min
RD Pulse Width
t64
15
ns min
Data Access Time after Falling Edge of RD
t75
8
ns max
Bus Relinquish Time after Rising Edge of RD
t8
0
ns max
CS to RD Hold Time
t9
120
ns min
Acquisition Time
t10
100
ns min
Quiet Time
1 Sample tested @ 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V (see Figure 2).
2 The AD7492-5 is specified with VDD = 4.75 V to 5.25 V.
3 This is the time needed for the part to settle within 0.5 LSB of its stable value. Conversion can be initiated earlier than 20 μs, but there is no guarantee that the part
samples within 0.5 LSB of the true analog input value. Therefore, the user should not start conversion until after the specified time.
4 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.0 V
5 t7 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t7, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
1.6V
200A
IOL
TO OUTPUT
PIN
CL
50pF
200A
IOH
0
11
28-
0
02
Figure 2. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J5N-MW-F2 | CONVERTER MOD DC/DC 18.5V 100W |
| LTC1288CN8#PBF | IC A/D CONV SAMPLING 12BIT 8-DIP |
| AD7810YNZ | IC ADC 10BIT SRL HS LP 8DIP |
| PT06A-12-8S | CONN PLUG 8POS W/SOCKET SOLDER |
| AD9051BRSZ-2V | IC ADC 10BIT 60MSPS 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7492ARUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.25 MSPS, 16 mW Internal REF and CLK, 12-Bit Parallel ADC |
| AD7492ARUZ-4 | 功能描述:IC ADC 12BIT REF/CLOCK 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7492ARUZ-41 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.25 MSPS, 16 mW Internal REF and CLK, 12-Bit Parallel ADC |
| AD7492ARUZ-4REEL | 功能描述:IC ADC 12BIT REF/CLOCK 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7492ARUZ-4REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.25 MSPS, 16 mW Internal REF and CLK, 12-Bit Parallel ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。