- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10687 > AD7477AAKSZ-500RL7 (Analog Devices Inc)IC ADC 10BIT 1MSPS LP SC70-6 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7477AAKSZ-500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 29/29頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT 1MSPS LP SC70-6 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 17.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-TSSOP，SC-88，SOT-363 |
| 供應(yīng)商設(shè)備封裝： | SC-70-6 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極 |
| 其它名稱： | AD7477AAKSZ-500RL7DKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)
AD7476A/AD7477A/AD7478A
Rev. F | Page 8 of 28
TIMING SPECIFICATIONS
Table 4.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK2
10
kHz min3
A, B grades
20
kHz min3
Y grade
20
MHz max
tCONVERT
16 × tSCLK
AD7476A
14 × tSCLK
AD7477A
12 × tSCLK
AD7478A
tQUIET
50
ns min
Minimum quiet time required between bus relinquish
and start of next conversion
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t34
22
ns max
Delay from CS until SDATA three-state disabled
t44
40
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK low pulse width
t6
0.4 tSCLK
ns min
SCLK high pulse width
t75
SCLK to data valid hold time
10
ns min
VDD ≤ 3.3 V
9.5
ns min
3.3 V < VDD ≤ 3.6 V
7
ns min
VDD > 3.6 V
t86
36
ns max
SCLK falling edge to SDATA high impedance
t7 values also apply to t8 minimum values
ns min
SCLK falling edge to SDATA high impedance
tPOWER-UP7
1
μs max
Power-up time from full power-down
1
Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2
Mark/space ratio for the SCLK input is 40/60 to 60/40.
3
Minimum fSCLK at which specifications are guaranteed.
4
Measured with the load circuit shown in Figure 2, and defined as the time required for the output to cross 0.8 V or 1.8 V when VDD = 2.35 V, and
0.8 V or 2.0 V for VDD > 2.35 V.
5
Measured with a 50 pF load capacitor.
6
t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. Therefore, the time, t8, quoted in the timing characteristics is the true bus
relinquish time of the part and is independent of the bus loading.
7
See the Power-Up Time section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1441CS8 | IC COMP W/REF LP DUAL 8-SOIC |
| LTC2366CS6#TRMPBF | IC ADC 12BIT 3MSPS TSOT23-6 |
| LT1711IMS8#TRPBF | IC COMP R-RINOUT SINGLE 8-MSOP |
| LT1711IMS8#TR | IC COMP R-RINOUT SINGLE 8-MSOP |
| AD7921ARMZ | IC ADC 12BIT DUAL LP 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7477AAKSZ-REEL | 功能描述:IC ADC 10BIT 1MSPS LP SC70-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7477AAKSZ-REEL3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 |
| AD7477AAKSZ-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 10-bit Serial 6-Pin SC-70 T/R |
| AD7477AAKSZ-REEL73 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 |
| AD7477AARM | 制造商:Rochester Electronics LLC 功能描述:10-BIT LOW POWER ADC IN USOIC PKG I.C - Bulk 制造商:Analog Devices 功能描述:IC 10BIT ADC SMD 7477 MSOP8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。