- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10691 > AD7453BRTZ-R2 (Analog Devices Inc)IC ADC 12BIT 555KSPS SOT23-8 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7453BRTZ-R2 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/21頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 555KSPS SOT23-8 |
| 設(shè)計(jì)資源： | Measuring -48 V High-Side Current Using AD629, AD8603, AD780, and AD7453 (CN0100) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 555k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 7.25mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-8 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 1 個(gè)偽差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 777 (CN2011-ZH PDF) |
| 其它名稱： | AD7453BRTZ-R2DKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
AD7453
Rev. B | Page 12 of 20
TYPICAL CONNECTION DIAGRAM
Figure 17 shows a typical connection diagram for the AD7453.
In this setup, the GND pin is connected to the analog ground
plane of the system. The VREF pin is connected to the AD780, a
2.5 V decoupled reference source. The signal source is connec-
ted to the VIN+ analog input via a unity gain buffer. A dc voltage
is connected to the VIN– pin to provide a pseudo ground for the
VIN+ input. The VDD pin should be decoupled to AGND with a
10 F tantalum capacitor in parallel with a 0.1 F ceramic
capacitor. The reference pin should be decoupled to AGND with
a capacitor of at least 0.1 F. The conversion result is output in a
16-bit word with four leading zeros followed by the MSB of the
12-bit result.
VIN+
VIN–
VDD
SCLK
SDATA
CS
GND
VREF
SERIAL
INTERFACE
+2.7V TO +5.25V
SUPPLY
2.5V
AD780
AD7453
VREF
P-TO-P
DC INPUT
VOLTAGE
C/P
03155-A-017
0.1
F
10
F
0.1
F
Figure 17. Typical Connection Diagram
THE ANALOG INPUT
The AD7453 has a pseudo differential analog input. The VIN+
input is coupled to the signal source and must have an ampli-
tude of VREF p-p to make use of the full dynamic range of the
part. A dc input is applied to VIN–. The voltage applied to this
input provides an offset from ground or a pseudo ground for
the VIN+ input. The main benefit of pseudo differential inputs
is that they separate the analog input signal ground from the
ADC’s ground, allowing dc common-mode voltages to be
cancelled.
Because the ADC operates from a single supply, it is necessary
to level shift ground-based bipolar signals to comply with the
input requirements. An op amp (for example, the AD8021) can
be configured to rescale and level shift a ground-based (bipolar)
signal so that it is compatible with the input range of the
AD7453. See Figure 18.
When a conversion takes place, the pseudo ground corresponds
to 0 and the maximum analog input corresponds to 4096.
EXTERNAL
VREF (2.5V)
R
VIN+
VIN–
AD7453
2.5V
1.25V
0V
VREF
+1.25V
0V
–1.25V
VIN
R
3R
0.1
F
R
03155-A
-018
Figure 18. Op Amp Configuration to Level Shift a Bipolar Input Signal
Analog Input Structure
Figure 19 shows the equivalent circuit of the analog input struc-
ture of the AD7453. The four diodes provide ESD protection for
the analog inputs. Care must be taken to ensure that the analog
input signals never exceed the supply rails by more than
300 mV. This causes these diodes to become forward biased and
to start conducting into the substrate. These diodes can conduct
up to 10 mA without causing irreversible damage to the part.
The capacitors, C1 in Figure 19, are typically 4 pF and can be
attributed primarily to pin capacitance. The resistors are
lumped components made up of the on resistance of the
switches. The value of these resistors is typically about 100 .
The capacitors C2 are the ADC’s sampling capacitors, and have
a typical capacitance of 16 pF.
For ac applications, removing high frequency components from
the analog input signal through the use of an RC low-pass filter
on the relevant analog input pins is recommended. In applica-
tions where harmonic distortion and signal-to-noise ratio are
critical, the analog input should be driven from a low imped-
ance source. Large source impedances significantly affect the ac
performance of the ADC, which may necessitate the use of an
input buffer amplifier. The choice of the op amp is a function of
the particular application.
C1
C2
R1
D
C1
C2
R1
D
VDD
03155-A
-019
VIN+
VIN–
Figure 19. Equivalent Analog Input Circuit.
Conversion Phase—Switches Open; Track Phase—Switches Closed
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7991YRJZ-0500RL7 | IC ADC 12BIT 4CH SAR I2C SOT23-8 |
| LT6700HVHS6-1#TRPBF | IC COMP DUAL 400MV REF TSOT23-6 |
| LT6700HVHS6-1#TRMPBF | IC COMP DUAL 400MV REF TSOT23-6 |
| VE-2TT-IX-B1 | CONVERTER MOD DC/DC 6.5V 75W |
| AD7991YRJZ-1500RL7 | IC ADC 12BIT 4CH SAR I2C SOT23-8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7453BRTZ-REEL7 | 功能描述:IC ADC 12BIT W/DIFF INP SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7457 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23 |
| AD7457_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Pseudo Differential, 100 kSPS |
| AD7457BRT | 制造商:Analog Devices 功能描述: |
| AD7457BRT-R2 | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Serial 8-Pin SOT-23 T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT P/DIFF I/PUT, 100KSPS ADC I.C. - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。