參數(shù)資料
型號(hào): AD744AQ
廠商: ANALOG DEVICES INC
元件分類(lèi): 運(yùn)動(dòng)控制電子
英文描述: Precision, 500 ns Settling BiFET Op Amp
中文描述: OP-AMP, 2000 uV OFFSET-MAX, 13 MHz BAND WIDTH, CDIP8
封裝: CERDIP-8
文件頁(yè)數(shù): 6/24頁(yè)
文件大小: 914K
代理商: AD744AQ
REV. PrF
PRELIMINARY TECHNICAL DATA
AD7450A/AD7440
–6–
Limit at T
MIN
, T
MAX
Parameter
2.7V-3.6V 4.75V-5.25V
Units
Description
f
SCLK
4
10
18
16 x t
SCLK
888
25
10
18
16 x t
SCLK
888
25
kHz min
MHz max
t
CONVERT
t
SCLK
= 1/f
SCLK
ns max
ns min
t
QUIET
Minimum Quiet Time between the End of a Serial Read and the
Next Falling Edge of
CS
Minimum
CS
Pulsewidth
CS
falling Edge to SCLK Falling Edge Setup Time
Delay from
CS
Falling Edge Until SDATA 3-State Disabled
Data Access Time After SCLK Falling Edge
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Edge to Data Valid Hold Time
SCLK Falling Edge to SDATA 3-State Enabled
SCLK Falling Edge to SDATA 3-State Enabled
Power-Up Time from Full Power-Down
t
1
t
2
t
35
t
45
t
5
t
6
t
7
t
86
10
10
20
40
0.4 t
SCLK
0.4 t
SCLK
10
10
35
1
10
10
20
40
0.4 t
SCLK
0.4 t
SCLK
10
10
35
1
ns min
ns min
ns max
ns max
ns min
ns min
ns min
ns min
ns max
μs max
t
POWER-UP7
NOTES
1
Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 Volts.
2
See Figure 1, Figure 2 and the ‘Serial Interface’ section.
3
Common Mode Voltage.
4
Mark/Space ratio for the SCLK input is 40/60 to 60/40.
5
Measured with the load circuit of Figure 3 and defined as the time required for the output to cross 0.8 V or 2.4 V with V
DD
= 5 V and time for
an output to cross 0.4 V or 2.0 V for V
= 3 V.
6
t
is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 3. The measured num-
ber is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t
8
, quoted in the
timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.
7
See ‘Power-up Time’ Section.
Specifications subject to change without notice.
TIMING SPECIFICATIONS
1,2
( V
DD
= 2.7V to 3.6V, f
SCLK
= 18MHz, f
S
= 1MSPS, V
REF
= 2.0 V;
V
DD
= 4.75V to 5.25V, f
SCLK
= 18MHz, f
S
= 1MSPS, V
REF
= 2.5 V;
V
CM 3
= V
REF
; T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
Figure 1. AD7450A Serial Interface Timing Diagram
Figure 2. AD7440 Serial Interface Timing Diagram
1
2
3
4
5
13
16
15
14
t
3
0
0
0
0
DB11
DB10
DB2
DB1
DB0
t2
4 LEADING ZERO’S
3
-
S
T
ATE
t4
t6
t5
t7
t8
tQUIET
CONVERT
t
SCLK
SDATA
t1
1
2
3
4
5
13
16
15
14
t3
0
0
0
0
DB9
DB8
DB0
0
0
t2
4 LEADING ZERO’S
3-STATE
t4
t6
t5
t7
t8
tQUIET
CONVERT
t
B
SCLK
SDATA
t1
2 TRAILING ZEROS
相關(guān)PDF資料
PDF描述
AD744BQ Precision, 500 ns Settling BiFET Op Amp
AD744JR-REEL Precision, 500 ns Settling BiFET Op Amp
AD744JR-REEL7 Precision, 500 ns Settling BiFET Op Amp
AD7477A AD7476A/AD7477A/AD7478A: 2.35 V to 5.25 V. 1 MSPS. 12-/10-/8-Bit ADCs in 6-Lead SC70 Data Sheet (Rev. A. 2/03)
AD7478A AD7476A/AD7477A/AD7478A: 2.35 V to 5.25 V. 1 MSPS. 12-/10-/8-Bit ADCs in 6-Lead SC70 Data Sheet (Rev. A. 2/03)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD744AQ/+ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Voltage-Feedback Operational Amplifier
AD744AR 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision, 500 ns Settling BiFET Op Amp
AD744BQ 功能描述:IC OPAMP BIFET 13MHZ PREC 8CDIP RoHS:否 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類(lèi)型:J-FET 電路數(shù):1 輸出類(lèi)型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源,單路/雙路(±):4.5 V ~ 38 V,±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
AD744BQ/+ 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD744CH 制造商:Rochester Electronics LLC 功能描述:- Bulk