- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8993 > AD7391ARZ (Analog Devices Inc)IC DAC 10BIT 3V SRL-IN 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7391ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 10BIT 3V SRL-IN 8-SOIC |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 98 |
| 設置時間： | 70µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 500µW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 8-SOIC |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 17k |
| 產(chǎn)品目錄頁面： | 784 (CN2011-ZH PDF) |
REV. A
AD7390/AD7391
–9–
The AD7390 should be powered directly from the system
power supply. This arrangement, shown in Figure 6, employs an
LC filter and separate power and ground connections to isolate
the analog section from the logic switching transients.
FERRITE BEAD:
TWO TURNS, FAIR-RITE
#2677006301
TTL/CMOS
LOGIC
CIRCUITS
5V
POWER SUPPLY
100 F
ELECT.
10 F–22 F
TANTALUM
0.1 F
CERAMIC
CAPACITOR
5V
RETURN
Figure 6. Use Separate Traces to Reduce Power
Supply Noise
Whether or not a separate power supply trace is available, how-
ever, generous supply bypassing will reduce supply-line induced
errors. Local supply bypassing consisting of a 10
F tantalum
electrolytic in parallel with a 0.1
F ceramic capacitor is recom-
mended in all applications (Figure 7).
AD7390
OR
AD7391
0.1 F
CLK
VOUT
REF
VDD
GND
C
*
10 F
6
7
8
5
1
2
3
4
SDI
CLR
LD
*OPTIONAL EXTERNAL
REFERENCE BYPASS
2.7V TO 5.5V
Figure 7. Recommended Supply Bypassing
INPUT LOGIC LEVELS
All digital inputs are protected with a Zener-type ESD protection
structure (Figure 8) that allows logic input voltages to exceed the
VDD supply voltage. This feature can be useful if the user is driving
one or more of the digital inputs with a 5 V CMOS logic input-
voltage level while operating the AD7390/AD7391 on a 3 V power
supply. If this mode of interface is used, make sure that the VOL
of the 5 V CMOS meets the VIL input requirement of the AD7390/
AD7391 operating at 3 V. See TPC 6 for a graph for digital
logic input threshold versus operating VDD supply voltage.
LOGIC
IN
VDD
GND
Figure 8. Equivalent Digital Input ESD Protection
In order to minimize power dissipation from input-logic levels that
are near the VIH and VIL logic input voltage specifications, a
Schmitt trigger design was used that minimizes the input-buffer
current consumption compared to traditional CMOS input
stages. TPC 5 shows a plot of incremental input voltage versus
supply current showing that negligible current consumption
takes place when logic levels are in their quiescent state. The
normal crossover current still occurs during logic transitions. A
secondary advantage of this Schmitt trigger is the prevention of
false triggers that would occur with slow moving logic transi-
tions when a standard CMOS logic interface or opto isolators
are used. The logic inputs SDI, CLK,
LD, CLR all contain the
Schmitt trigger circuits.
DIGITAL INTERFACE
The AD7390/AD7391 have a double-buffered serial data input.
The serial-input register is separate from the DAC register,
which allows preloading of a new data value into the serial regis-
ter without disturbing the present DAC values. A functional
block diagram of the digital section is shown in Figure 4, while
Table I contains the truth table for the control logic inputs.
Three pins control the serial data input. Data at the Serial Data
Input (SDI) is clocked into the shift register on the rising edge
of CLK. Data is entered in MSB-first format. Twelve clock
pulses are required to load the 12-bit AD7390 DAC value. If
additional bits are clocked into the shift register, for example
when a microcontroller sends two 8-bit bytes, the MSBs are
ignored (Figure 9). The CLK pin is only enabled when Load
(
LD) is high. The lower resolution 10-bit AD7391 contains a
10-bit shift register. The AD7391 is also loaded MSB first with
10 bits of data. Again if additional bits are clocked into the shift
register, only the last 10 bits clocked in are used.
The Load pin (
LD) controls the flow of data from the shift
register to the DAC register. After a new value is clocked into
the serial-input register, it will be transferred to the DAC register
by the negative transition of the Load pin (
LD).
BYTE 1
BYTE 0
MSB
LSB
MSB
LSB
B15 B14 B13 B12 B11 B10 B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
X
D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D11–D0: 12-BIT AD7390 DAC VALUE; D9–D0: 10-BIT AD7391 DAC VALUE
X = DON’T CARE
THE MSB OF BYTE 1 IS THE FIRST BIT THAT IS LOADED INTO THE DAC
Figure 9. Typical AD7390-Microprocessor Serial Data
Input Forms
RESET (
CLR) PIN
Forcing the
CLR pin low will set the DAC register to all zeros
and the DAC output voltage will be zero volts. The reset function
is useful for setting the DAC outputs to zero at power-up or
after a power supply interruption. Test systems and motor
controllers are two of many applications which benefit from
powering up to a known state. The external reset pulse can be
generated by the microprocessor’s power-on RESET signal, by
an output from the microprocessor, or by an external resistor
and capacitor.
CLR has a Schmitt trigger input which results in
a clean reset function when using external resistor/capacitor
generated pulses. The
CLR input overrides other logic inputs,
specifically
LD. However, LD should be set high before CLR
goes high. If
CLR is kept low, then the contents of the shift
register will be transferred to the DAC register as soon as
CLR
returns high. See the Control-Logic Truth Table I.
相關PDF資料 |
PDF描述 |
|---|---|
| ICS840004AG-11LFT | IC FREQ SYNTHESIZER 20-TSSOP |
| AD5060BRJZ-1REEL7 | IC DAC 16BIT SPI/SRL SOT23-8 |
| VI-B32-MV-F1 | CONVERTER MOD DC/DC 15V 150W |
| VI-B4N-MY-F2 | CONVERTER MOD DC/DC 18.5V 50W |
| CY28329ZXCT | IC CLOCK CK408B PLUMAS 56SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7391ARZ | 制造商:Analog Devices 功能描述:IC 10-BIT MICROPOWER DAC |
| AD7391ARZ-REEL | 功能描述:IC DAC 10BIT 3V SRL-IN 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7391ARZ-REEL7 | 功能描述:IC DAC 10BIT 3V SRL-IN 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7391SR | 功能描述:IC DAC 10BIT SRL 3V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7391SRZ | 功能描述:IC DAC 10BIT SERIAL 3V 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。