- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9285 > AD7376ARWZ10-RL (Analog Devices Inc)IC POT DIGITAL 10K 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7376ARWZ10-RL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 16/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DIGITAL 10K 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 128 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 300 ppm/°C |
| 存儲(chǔ)器類(lèi)型： | 易失 |
| 接口： | 4 線 SPI（芯片選擇） |
| 電源電壓： | 4.5 V ~ 33 V，±4.5 V ~ 16.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC W |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-AD7376EBZ-ND - BOARD EVAL FOR AD7376 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD7376
Rev. D | Page 5 of 20
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
DIGITAL INPUTS AND OUTPUTS
Input Logic High
VIH
VDD = 5 V or 15 V
2.4
V
Input Logic Low
VIL
VDD = 5 V or 15 V
0.8
V
Output Logic High
VOH
RPull-Up = 2.2 k to 5 V
4.9
V
Output Logic Low
VOL
IOL = 1.6 mA, VDD = 15 V
0.4
V
Input Current
IIL
VIN = 0 V or 5 V
±1
A
Input Capacitance6
CIL
5
pF
POWER SUPPLIES
Power Supply Range
VDD/VSS
Dual-supply range
±4.5
±16.5
V
Power Supply Range
VDD
Single-supply range, VSS = 0
4.5
33
V
Positive Supply Current
IDD
VIH = 5 V or VIL = 0 V, VDD/VSS = ±15 V
2
mA
VIH = 5 V or VIL = 0 V, VDD/VSS = ±5 V
12
25
A
Negative Supply Current
ISS
VIH = 5 V or VIL = 0 V, VDD/VSS = ±15 V
0.1
mA
VIH = 5 V or VIL = 0 V, VDD/VSS = ±5 V
0.1
mA
Power Dissipation8
PDISS
VIH = 5 V or VIL = 0 V, VDD/VSS = ±15 V
31.5
mW
Power Supply Rejection Ratio
PSRR
0.25
±0.1
+0.25
%/%
DYNAMIC CHARACTERISTICS6, 9, 10
Bandwidth 3 dB
BW
RAB = 50 k, code = 0x40
90
kHz
RAB = 100 k, code = 0x40
50
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms, VB = 0 V, f = 1 kHz
0.002
%
VW Settling Time
tS
VA = 10 V, VB = 0 V, ±1 LSB error band
4
s
Resistor Noise Voltage
eN_WB
RWB = 25 k, f = 1 kHz
2
nV√Hz
1
Typical values represent average readings at 25°C, VDD = 15 V, and VSS = 15 V.
2
Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL
measures the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic.
3
Pb-free parts have a 35 ppm/°C temperature coefficient.
4
INL and DNL are measured at VW with the RDAC configured as a potentiometer divider, similar to a voltage output digital-to-analog converter. VA = VDD and VB = 0 V.
DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.
5
Resistor Terminals A, B, and W have no limitations on polarity with respect to each other.
6
Guaranteed by design and not subject to production test.
7
Measured at the A terminal. A terminal is open circuit in shutdown mode.
8
PDISS is calculated from (IDD × VDD) + abs(ISS × VSS). CMOS logic level inputs result in minimum power dissipation.
9
Bandwidth, noise, and settling times are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest
bandwidth. The highest R value results in the minimum overall power consumption.
10
All dynamic characteristics use VDD = 15 V and VSS = 15 V.
TIMING SPECIFICATIONS
Table 3.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
INTERFACE TIMING CHARACTERISTICS1, 2
Clock Frequency
fCLK
4
MHz
Input Clock Pulse Width
tCH, tCL
Clock level high or low
120
ns
Data Setup Time
tDS
30
ns
Data Hold Time
tDH
20
ns
CLK to SDO Propagation Delay3
tPD
RPull-Up = 2.2 k, CL < 20 pF
10
100
ns
CS Setup Time
tCSS
120
ns
CS High Pulse Width
tCSW
150
ns
Reset Pulse Width
tRS
120
ns
CLK Fall to CS Fall Hold Time
tCSH0
10
ns
CLK Rise to CS Rise Hold Time
tCSH
120
ns
CS Rise to Clock Rise Setup
tCS1
120
ns
1
Guaranteed by design and not subject to production test.
2
See Figure 3 for the location of the measured values. All input control voltages are specified with tR = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
Switching characteristics are measured using VDD = 15 V and VSS = 15 V.
3
Propagation delay depends on value of VDD, RPull-Up, and CL.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1100U-30/T&R | IC DELAY LINE 5TAP 30NS 8-USOP |
| AD5232BRUZ10-REEL7 | IC POT DGTL DUAL 256POS 16TSSOP |
| VI-271-MW | CONVERTER MOD DC/DC 12V 100W |
| DS1100U-35/T&R | IC DELAY LINE 5TAP 35NS 8-USOP |
| VE-J3R-MZ | CONVERTER MOD DC/DC 7.5V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7376ARWZ50 | 功能描述:IC DIGITAL POT 50K 16-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:1399 (CN2011-ZH PDF) 其它名稱(chēng):MAX5423ETA+TCT |
| AD7376EVAL | 制造商:Analog Devices 功能描述: |
| ad7376xruz100 | 制造商:Analog Devices 功能描述:+/-15V DIGITAL POTENTIOMETERS 10K OHM - Bulk |
| AD7376XRUZ100-R7 | 制造商:Analog Devices 功能描述:+/-15V DIGITAL POTENTIOMETERS 10K OHM - Tape and Reel |
| AD7376XRUZ100-REEL7 | 制造商:Analog Devices 功能描述:+/-15V DIGITAL POTENTIOMETERS 10K OHM - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。