- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10537 > AD7356YRUZ (Analog Devices Inc)IC ADC DUAL 12BIT 5MSPS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7356YRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| 設(shè)計資源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7356 (CN0041) |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 50k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 59mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
AD7356
Rev. A | Page 17 of 20
POWER-UP TIMES
The AD7356 has two power-down modes: partial power-down
and full power-down, which are described in detail in the Normal
sections. This section deals with the power-up time required
when coming out of any of these modes. Note that the recom-
mended decoupling capacitors must be in place on the REFA
and REFB pins for the power-up times to apply.
To power up from partial power-down mode, one dummy cycle
is required. The device is fully powered up after approximately
200 ns have elapsed from the falling edge of CS. When the
partial power-up time has elapsed, the ADC is fully powered
up, and the input signal is acquired properly. The quiet time,
tQUIET, must still be allowed from the point where the bus goes
back into three-state after the dummy conversion to the next
falling edge of CS.
To power up from full power-down mode, approximately 6 ms
should be allowed from the falling edge of CS, shown in
as tPOWER-UP2.
Note that during power-up from partial power-down mode, the
track-and-hold, which is in hold mode while the part is powered
down, returns to track mode after the first SCLK edge that the
part receives after the falling edge of CS.
When power supplies are first applied to the AD7356, the ADC
can power up in either of the power-down modes or in normal
mode. Because of this, it is best to allow a dummy cycle to elapse
to ensure that the part is fully powered up before attempting a
valid conversion. Likewise, if the part is to be kept in partial
power-down mode immediately after the supplies are applied,
then two dummy cycles must be initiated. The first dummy
cycle must hold CS low until after the 10th SCLK falling edge; in
the second cycle, CS must be brought high between the second
and 10th SCLK falling edges (see
).
Alternatively, if the part is to be placed into full power-down
mode when the supplies are applied, three dummy cycles must
be initiated. The first dummy cycle must hold CS low until after
the 10th SCLK falling edge; the second and third dummy cycles
place the part into full power-down mode (see
and
the
section).
POWER vs. THROUGHPUT RATE
The power consumption of the AD7356 varies with the
throughput rate. When using very slow throughput rates
and as fast an SCLK frequency as possible, the various power-
down options can be used to make significant power savings.
However, the AD7356 quiescent current is low enough that
even without using the power-down options, there is a noticeable
variation in power consumption with sampling rate. This is true
whether a fixed SCLK value is used or it is scaled with the
sampling rate. Figure 29 shows a plot of power vs. throughput rate
when operating in normal mode for a fixed maximum SCLK
frequency and a SCLK frequency that scales with the sampling
rate. The internal reference was used for Figure 29.
10
14
18
22
26
30
34
38
0
1000
2000
5000
3000
4000
P
O
WE
R
(
m
W)
THROUGHPUT (kSPS)
065
05
-030
80MHz SCLK
VARIABLE SCLK
Figure 29. Power vs. Throughput Rate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B4J-MW | CONVERTER MOD DC/DC 36V 100W |
| HIN232IBZ | IC 2DRVR/2RCVR RS232 5V 16-SOIC |
| LTC2250IUH#PBF | IC ADC 10-BIT 105MSPS 3V 32-QFN |
| ISL3158EIUZ-T7A | IC LINEAR |
| VI-B44-MX-F4 | CONVERTER MOD DC/DC 48V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7356YRUZ-500RL7 | 功能描述:IC ADC DUAL 12BIT 5MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7356YRUZ-RL | 功能描述:IC ADC DUAL 12BIT 5MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7357 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。