參數(shù)資料
型號(hào)： AD7346B
廠商： Analog Devices, Inc.
英文描述： 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End
中文描述： 2對(duì)/ 1對(duì)ETSI兼容HDSL模擬前端
文件頁(yè)數(shù)： 1/8頁(yè)
文件大小： 93K
代理商： AD7346B
REV PrA
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
Prelimnary Technical Data
2 Pair/1 Pair ETSI Compatible
HDSL Analog Front End
AD5011
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: hppt://www.analog.com
Fax: 781/326-8703
FEATURES
Integrated front End for Single Pair or Two Pair HDSL
Systems
Meets ETSI Specifications
Supports 1168 kbps and 2.32 Mbps
Programmable Filtering Supports Adaptive HDSL
Transmit and Receive Signal Path Functions
Receive Hybrid Amplifier, PGA, ADC and Adaptable
Filter
Transmit DAC, Adaptable Filter and Differential
Outputs
Normal Loopback
Serial Interface to Digital Transceivers
Single 3 V Power Supply
FUNCT IONAL BLOCK DIAGRAM
GENERAL DESCRIPT ION
T he AD5011 is an analog front end for two pair or single
pair HDSL applications that use 1168 kbps or 2.32 Mbps
data rates. T he device integrates all the transmit and receive
functional blocks. A standard serial interface is used to
communicate with the DAC and ADC. T he filters in both
the transmit and receive paths are programmable which
allows adaptive HDSL to be performed also. T he part is
available in a 48-pin LQFP package and is specified for a
temperature range of -40
o
C to +85
o
C.
14-Bit DAC
6 Pole Adaptive
Bessel Filter
PGA
Line
Driver
Hybrid
PGA
4 Pole Adaptive
Butterworth Filter
ADC
Buffer
12-Bit ADC
SPI
SPICLK
TFS
DT
DR
RESETB
PW RDOWNB
TxDATA
TxSYNC
TxCLK
ADCCLK
SCLK
SDO
DR
CAP-T
CAP-B
REF-COM
VREF
Tx-DECOUP
DRV-OUTP
HYBIN-2B
HYBIN-2A
HYBIN-1A
HYBIN-1B
A
A
F
F
0 dB
-6 dB
-6 dB
-3 dB
0 dB
+3 dB
+6 dB
DRV-OUTN
VDRIVE
CM-LVL
Control/
Configuration
PRELIMINARY TECHNICAL DATA
相關(guān)PDF資料
PDF描述
AD5011 M5100-033-0008
AD5011B 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End
AD73522 Dual Analog Front End with Flash based DSP Microcomputer(帶閃速DSP微計(jì)算機(jī)的雙模擬前端)
AD736JN Low Cost, Low Power, True RMS-to-DC Converter
AD736JR Low Cost, Low Power, True RMS-to-DC Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD734AN 功能描述:IC MULTIPLIER/DIVIDER 14-DIP RoHS:否 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
AD734ANZ 功能描述:IC MULT/DIV 4-QUADRANT 14-DIP RoHS:是 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
AD734AQ 功能描述:IC MULTIPLIER/DIVIDER 14CDIP RoHS:否 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
AD734AQ TUBE 制造商:Analog Devices 功能描述:MULTIPLIER 4 QUAD 0.4% 10MHZ DIP14
AD734BN 功能描述:IC MULTIPLIER/DIVIDER 14-DIP RoHS:否 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*