參數(shù)資料
型號: AD7249SQ
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: Precision, Quad, SPST Analog Switches
中文描述: DUAL, SERIAL INPUT LOADING, 5 us SETTLING TIME, 12-BIT DAC, CDIP16
封裝: CERDIP-16
文件頁數(shù): 8/12頁
文件大?。?/td> 149K
代理商: AD7249SQ
REV. C
–8–
AD7249
t
2
t
5
t
4
t
3
t
10
t
6
t
7
t
8
t
9
DB15
DB14
DB13
DB12
DB11
DB0
DB15
DB14
DB13
DB12
DB10
DB0
DON'T
CARE
DON'T
CARE
DON'T
CARE
DAC
SELECT
=0
MSB
DON'T
CARE
DON'T
CARE
DON'T
CARE
DAC
SELECT
=1
MSB
LSB
LSB
DAC A
DAC B
t
1
SCLK
SYNC
SDIN
LDAC
CLR
Figure 8. Timing Diagram
TRANSFER FUNCTION
The internal scaling resistors provided on the AD7249 allow
several output voltage ranges. The part can produce unipolar
output ranges of 0 V to +5 V or 0 V to +10 V and a bipolar
output range of
±
5 V. Connections for the various ranges are
outlined below. Since each DAC has its own R
OFS
input the two
DACs can be set up for different output ranges.
Unipolar (0 V to +10 V) Configuration
The first of the configurations provides an output voltage range
of 0 V to +10 V. This is achieved by connecting the output
offset resistor R
OFSA
, R
OFSB
(Pin 3, 16) to AGND. Natural Bi-
nary data format is selected by connecting
BIN
/COMP (Pin 7)
to DGND. In this configuration, the AD7249 can be operated
using either single or dual supplies. Note that the V
DD
supply is
AD7249*
V
DD
V
DD
2R
2R
2R
2R
A1
A2
12-BIT
DAC A
12-BIT
DAC B
REFOUT
REFIN
R
OFSA
V
0V TO 10V
R
OFSB
V
0V TO 10V
BIN
/COMP
DGND
AGND
0V OR V
SS
V
SS
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 9. Unipolar (0 V to +10 V) Configuration
restricted to +15 V
±
10% for this range in order to maintain
sufficient amplifier headroom. Dual supplies may be used to
improve settling time and give increased current sink capability
for the amplifier. Figure 9 shows the connection diagram for
unipolar operation of the AD7249. Table I shows the digital
code vs. analog output for this configuration.
Unipolar (0 V to +5 V) Configuration
The 0 V to +5 V output voltage range is achieved by tying
R
OFSA
to V
OUTA
or R
OFSB
to V
OUTB
. Once again, the AD7249
can be operated using either single or dual supplies. The table
for output voltage versus digital code is as in Table I, with
2REFIN replaced by REFIN. Note, for this range, 1 LSB =
REFIN
×
(2
–12
) = (REFIN/4096).
Table I. Unipolar Code Table (0 V to +10 V Range)
Input Data Word
MSB LSB
Analog Output, V
OUT
+2REFIN
×
(4095/4096)
+2REFIN
×
(2049/4096)
+2REFIN
×
(2048/4096) = +REFIN
+2REFIN
×
(2047/4096)
+2REFIN
×
(1/4096)
0 V
XXXY 1111 1111 1111
XXXY 1000 0000 0001
XXXY 1000 0000 0000
XXXY 0111 1111 1111
XXXY 0000 0000 0001
XXXY 0000 0000 0000
X = Don’t Care.
Y = DAC Select Bit, 0 = DAC A, 1= DAC B.
Note: 1 LSB = 2REFIN/4096.
相關(guān)PDF資料
PDF描述
AD7265 Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
AD7265ACP Low-Jitter, Precision Clock Generator with Four Outputs
AD7265ASU Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
AD7265BCP Low-Jitter, Precision Clock Generator with Three Outputs
AD7265BSU Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7249SQ/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD724-EB 制造商:Analog Devices 功能描述:RGB TO NTSC AND PAL ENCODER - Bulk
AD724JR 功能描述:IC ENCODER RGB TO NTSC 16-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
AD724JR-16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit
AD724JR-16-REEL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit