- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8969 > AD7249ARZ (Analog Devices Inc)IC DAC 12BIT SRL W/REF 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7249ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT SRL W/REF 16-SOIC |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 47 |
| 系列： | DACPORT® |
| 設置時間： | 10µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 300mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 125k |
| 產(chǎn)品目錄頁面： | 784 (CN2011-ZH PDF) |
–10–
AD7249
MICROPROCESSOR INTERFACING
Microprocessor interfacing to the AD7249 is via a serial bus
which uses standard protocol compatible with DSP processors
and microcontrollers. The communications channel requires a
three-wire interface consisting of a clock signal, a data signal
and a synchronization signal. The AD7249 requires a 16-bit
data word with data valid on the falling edge of SCLK. For all
the interfaces, the DAC update may be done automatically
when all the data is clocked in or it may be done under control
of
LDAC.
Figures 11 to 15 show the AD7249 configured for interfacing to
a number of popular DSP processors and microcontrollers.
AD7249–ADSP-2101/ADSP-2102 Interface
Figure 11 shows a serial interface between the AD7249 and the
ADSP-2101/ADSP-2102 DSP processor. The ADSP-2101/
ADSP-2102 contains two serial ports and either port may be
used in the interface. The data transfer is initiated by
TFS
going low. Data from the ADSP-2101/ADSP-2102 is clocked
into the AD7249 on the falling edge of SCLK. DB12 of the
16-bit serial data stream selects the DAC to be updated. Both
DACs can be updated by holding
LDAC high while performing
two write cycles to the DAC.
TFS must be taken high after
each 16 bit write cycle.
LDAC is brought low at the end of the
second cycle and both DAC outputs are updated together. In
the interface shown the DAC is updated using an external timer
which generates an
LDAC pulse. This could also be done using
a control or decoded address line from the processor. Alterna-
tively, if the
LDAC input is hardwired low the output update
takes place automatically on the 16th falling edge of SCLK.
AD7249*
ADSP-2101/
ADSP-2102*
LDAC
SDIN
SYNC
SCLK
DT
TFS
TIMER
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 11. AD7249–ADSP-2101/ADSP-2102 Interface
AD7249–DSP56000 Interface
A serial interface between the AD7249 and the DSP56000 is
shown in Figure 12. The DSP56000 is configured for Normal
Mode Asynchronous operation with Gated Clock. It is also set
up for a 16-bit word with SCK and SC2 as outputs and the
FSL control bit set to a “0.” SCK is internally generated on the
DSP56000 and applied to the AD7249 SCLK input. Data from
the DSP56000 is valid on the falling edge of SCK. The SC2
output provides the framing pulse for valid data. This line must
be inverted before being applied to the
SYNC input of the
AD7249.
AD7249*
DSP56000
LDAC
SCLK
SDIN
SYNC
SCK
STD
SC2
TIMER
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 12. AD7249–DSP56000 Interface
In this interface an external
LDAC pulse generated from an
external timer is used to update the outputs of the DACs. This
update can also be produced using a bit programmable control
line from the DSP56000.
AD7249–TMS32020 Interface
Figure 13 shows a serial interface between the AD7249 and the
TMS32020 DSP processor. In this interface, the CLKX and
FSX signals for the TMS32020 should be generated using
external clock/timer circuitry. The FSX pin of the TMS32020
must be configured as an input. Data from the TMS32020 is
valid on the falling edge of CLKX.
The clock/timer circuitry generates the
LDAC signal for the
AD7249 to synchronize the update of the output with the serial
transmission. Alternatively, the automatic update mode may be
selected by connecting
LDAC to DGND.
AD7249*
TMS32020
LDAC
SCLK
SDIN
SYNC
FSX
CLKX
DX
CLOCK/
TIMER
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 13. AD7249–TMS32020 Interface
REV. D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-20N-MY-F2 | CONVERTER MOD DC/DC 18.5V 50W |
| VE-20M-MY-F2 | CONVERTER MOD DC/DC 10V 50W |
| VE-20L-MY-F3 | CONVERTER MOD DC/DC 28V 50W |
| VE-20J-MY-F3 | CONVERTER MOD DC/DC 36V 50W |
| VE-20H-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7249ARZ | 制造商:Analog Devices 功能描述:IC 12-BIT DAC |
| AD7249ARZ-REEL | 功能描述:IC DAC 12BIT SRL W/REF 16-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7249BN | 功能描述:IC DAC 12BIT SRL W/REF 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7249BNZ | 功能描述:IC DAC 12BIT SRL W/REF 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7249BR | 功能描述:IC DAC 12BIT SRL W/REF 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。