- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8962 > AD7247ABRZ (Analog Devices Inc)IC DAC 12BIT LC2MOS DUAL 24SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7247ABRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT LC2MOS DUAL 24SOIC |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 系列： | DACPORT® |
| 設置時間： | 10µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 1W |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 產(chǎn)品目錄頁面： | 784 (CN2011-ZH PDF) |
AD7237A/AD7247A
REV. 0
–8–
CIRCUIT INFORMATION
D/A Section
The AD7237A/AD7247A contains two 12-bit voltage-mode D/A
converters consisting of highly stable thin film resistors and high
speed NMOS single-pole, double-throw switches. The output
voltage from the converters has the same polarity as the refer-
ence voltage, REF IN, allowing single supply operation. The
simplified circuit diagram for one of the D/A converters is
shown in Figure 2.
The REF IN voltage is internally buffered by a unity gain
amplifier before being applied to the D/A converters. The D/A
converters are configured and scaled for a 5 V reference and the
device is tested with 5 V applied to REF IN.
Figure 2. D/A Simplified Circuit Diagram
Internal Reference
The AD7237A/AD7247A has an on-chip temperature compen-
sated buried Zener reference (see Figure 3) which is factory
trimmed to 5 V
±30 mV (±50 mV for T Version). The reference
voltage is provided at the REF OUT pin. This reference can be
used to provide the reference voltage for the D/A converter (by
connecting the REF OUT pin to the REF IN pin) and the offset
voltage for bipolar outputs (by connecting REF OUT to ROFS).
The reference voltage can also be used as a reference for other
components and is capable of providing up to 500
A to an ex-
ternal load. The maximum recommended capacitance on REF
OUT for normal operation is 50 pF. If the reference is required
for external use, it should be decoupled to AGND (GND) with
a 200
resistor in series with parallel combination of a 10 F
tantalum capacitor and a 0.1
F ceramic capacitor.
Figure 3. Internal Reference
External Reference
In some applications, the user may require a system reference or
some other external reference to drive the AD7237A/ AD7247A
reference input. References such as the AD586 5 V reference
provide the ideal external reference source for the AD7237A/
AD7247A (see Figure 9).
Op Amp Section
The output of the voltage-mode D/A converter is buffered by a
noninverting CMOS amplifier. The ROFS input allows different
output voltage ranges to be selected. The buffer amplifier is ca-
pable of developing +10 V across a 2 k
load to GND. The
output amplifier can be operated from a single +12 V to +15 V
supply by tying VSS = 0 V. The amplifier can also be operated
from dual supplies (
±12 V to ±15 V) to allow a bipolar output
range of –5 V to +5 V. The advantages of having dual supplies
for the unipolar output ranges are faster settling time to voltages
near 0 V, full sink capability of 2.5 mA maintained over the en-
tire output range and the elimination of the effects of negative
offsets on the transfer characteristic (outlined previously). A
plot of the single supply output sink capability of the amplifier is
shown in the Typical Performance Graphs section.
INTERFACE LOGIC INFORMATION—AD7247A
Table I shows the truth table for AD7247A operation. The part
contains a single, parallel 12-bit latch for each DAC. It can be
treated as two independent DACs, each with its own CS input
and a common WR input. CSA and WR control the loading of
data to the DAC A latch while CSB and WR control the loading
of the DAC B latch. If CSA and CSB are both low, with WR
low, the same data will be written to both DAC latches. All con-
trol signals are level triggered and therefore either or both
latches can be made transparent. Input data is latched to the re-
spective latch on the rising edge of WR. Figure 4 shows the in-
put control logic for the AD7247A, while the write cycle timing
diagram for the part is shown in Figure 5.
Figure 4. AD7247A Input Control Logic
Figure 5. AD7247A Write Cycle Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2T0-MY-F3 | CONVERTER MOD DC/DC 5V 50W |
| VE-J1Y-MZ-F3 | CONVERTER MOD DC/DC 3.3V 16.5W |
| VE-27Z-MX-F3 | CONVERTER MOD DC/DC 2V 30W |
| VE-27Z-MW-F1 | CONVERTER MOD DC/DC 2V 40W |
| VE-27Y-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7247ABRZ-REEL | 功能描述:IC DAC 12BIT AMP/BUFF 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7247AQ | 功能描述:IC DAC 12BIT W/AMP W/BUFF 24CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:DACPORT® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7247ATQ | 功能描述:數(shù)模轉換器- DAC IMPROVED 12-BIT DACPORT RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD7247ATQ/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD7247ATQ/QML | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。