參數(shù)資料
型號(hào): AD7243SQ2
廠商: Analog Devices, Inc.
英文描述: LC2MOS 12-Bit Serial DACPORT
中文描述: LC2MOS 12位串行DACPORT
文件頁(yè)數(shù): 11/12頁(yè)
文件大?。?/td> 171K
代理商: AD7243SQ2
REV. A
–11–
AD7243
Common clock, data, and synchronization signals are applied to
all DACs in the chain. The loading sequence starts by taking
SYNC
low. The data is then clocked into the input registers on
the falling edge of SCLK. Sixteen clock pulses are required for
each DAC in the chain. The data ripples through the input reg-
isters with the first 16-bit word filling the last register in the
chain after 16N clock pulses where N = the total number of
DACs in the chain.
When valid data has been loaded into all the registers, the
SYNC
input should be taken high and a common
LDAC
pulse
used to update all the DACs simultaneously.
APPLICATIONS
OPTO-ISOLATED INTERFACE
In many process control type applications it is necessary to pro-
vide an isolation barrier between the controller and the unit be-
ing controlled. Opto-isolators can provide voltage isolation in
excess of 3 kV. The serial loading structure of the AD7243
makes it ideal for opto-isolated interfaces as the number of in-
terface lines is kept to a minimum.
Figure 17 shows a 4-channel isolated interface using the
AD7243. The DCEN pin must be connected high to enable the
daisy-chain facility. Four channels with 12-bit resolution are
provided in the circuit shown, but this may be expanded to ac-
commodate any number of DAC channels without any extra
isolation circuitry.
The sequence of events to program the output channels is as
follows:
1. Take the
SYNC
line low.
2. Transmit the data as four 16-bit words. A total of 64 clock
pulses is required to clock the data through the chain.
3. Take the
SYNC
line high.
4. Pulse the
LDAC
line low. This updates all output channels
simultaneously on the falling edge of
LDAC
.
To reduce the number of opto-couplers, the
LDAC
line could
be driven from a one shot which is triggered by the rising edge
on the
SYNC
line. A low level pulse of 50 ns duration or greater
is all that is required to update the outputs.
SCLK
AD7243*
SYNC
LDAC
SDIN
DCEN
SDO
SCLK
AD7243*
SYNC
LDAC
SDIN
DCEN
SDO
SCLK
AD7243*
SYNC
LDAC
SDIN
DCEN
SDO
SCLK
AD7243*
SYNC
LDAC
SDIN
DCEN
SDO
V
OUT
*ADDITIONAL PINS OMITTED FOR CLARITY
DATA OUT
CLOCK OUT
SYNC OUT
CONTROL OUT
CONTROLLER
V
DD
V
OUT
(A)
QUAD OPTO-COUPLER
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
OUT
(B)
V
OUT
(C)
V
OUT
(D)
V
OUT
V
OUT
V
OUT
Figure 17. Four-Channel Opto-lsolated Interface
相關(guān)PDF資料
PDF描述
AD7247A LC2MOS Dual 12-Bit DACPORTs
AD7237A LC2MOS Dual 12-Bit DACPORTs
AD7237AAN CAPACITOR, 10UF, 50V ELECTROLYTIC, RADIAL
AD7237AAR LC2MOS Dual 12-Bit DACPORTs
AD7237ABN 10K 10-TURN WW 1/4 DIA SHAFT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7243SQ883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STANDARD MICROCIRCUIT DRAWING
AD7244 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
AD7244AQ 功能描述:IC DAC 14BIT SRL W/REF 24-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD7244JN 功能描述:IC DAC 14BIT SRL W/REF 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD7244JNZ 功能描述:IC DAC 14BIT SERIAL W/REF 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND