
AD7228A
REV. A
–6–
T able II. Unipolar Code T able
DAC Latch Contents
MSB
LSB
Analog Output
1 1 1 1
1 1 1 1
+
V
REF
+
V
REF
255
256
129
256
128
256
127
256
1
256
V
REF
1 0 0 0
0 0 0 1
+
V
REF
1 0 0 0
0 0 0 0
+
V
REF
2
0 1 1 1
1 1 1 1
+
V
REF
0 0 0 0
0 0 0 1
0 V
0 0 0 0
0 0 0 0
Note: 1 LSB = (V
REF
)(2
–8
) = V
REF
1
256
BIPOLAR OUT PUT OPE RAT ION
Each of the DACs on the AD7228A can be individually config-
ured for bipolar output operation. T his is possible using one ex-
ternal amplifier and two resistors per channel. Figure 8 shows a
circuit used to implement offset binary coding (bipolar opera-
tion) with DAC1 of the AD7228A. In this case
V
OUT
=
1
+
R
2
R
1
With
R
1 =
R
2
V
OUT
= (2
D
1
– 1) (
V
REF
)
where
D
1
is a fractional representation of the digital word in
latch 1 of the AD7228A. (0
≤
D
1
≤
255/256)
·
D
1
·
V
REF
(
)
±
R
2
R
1
·
V
REF
(
)
Figure 8. Bipolar Output Circuit
T able III. Bipolar Code T able
DAC Latch Contents
MSB
LSB
Analog Output
1 1 1 1
1 1 1 1
+
V
REF
+
V
REF
127
128
1
128
1 0 0 0
0 0 0 1
0 V
1 0 0 0
0 0 0 0
0 1 1 1
1 1 1 1
±
V
REF
±
V
REF
1
128
127
128
128
128
±
V
REF
0 0 0 0
0 0 0 1
±
V
REF
0 0 0 0
0 0 0 0
Mismatch between R1 and R2 causes gain and offset errors, and
therefore, these resistors must match and track over temperature.
Once again, the AD7228A can be operated from single supply
or from dual supplies. T able III shows the digital code versus
output voltage relationship for the circuit of Figure 8 with
R1 = R2.
AC RE FE RE NCE SIGNAL
In some applications it may be desirable to have an ac signal ap-
plied as the reference input to the AD7228A. T he AD7228A
has multiplying capability within the upper (+10 V) and lower
(+2 V) limits of reference voltage when operated with dual sup-
plies. T herefore, ac signals need to be ac coupled and biased up
before being applied to the reference input. Figure 9 shows a
sine-wave signal applied to the reference input of the AD7228A.
For input frequencies up to 50 kHz, the output distortion typi-
cally remains less than 0.1%. T he typical 3 dB bandwidth for
small signal inputs is 800 kHz.
Figure 9. Applying a AC Signal to the AD7228A
T IMING DE SK E W
A common problem in AT E applications is the slowing or
“rounding-off” of signal edges by the time they reach the
pin-driver circuitry. T his problem can easily be overcome by
“squaring-up” the edge at the pin-driver. However, since each
edge will not have been “rounded-off” by the same extent, this
“squaring-up” could lead to incorrect timing relationship be-
tween signals. T his effect is shown in Figure 10a.
Figure 10a. Time Skewing Due to Slowing of Edges
T he circuit of Figure 10b shows how two DACs of the
AD7228A can help in overcoming this problem. T he same two
signals are applied to this circuit as were applied in Figure 10b.
T he output of each DAC is applied to one input of a high-speed
comparator, and the signals are applied to the other inputs.
Varying the output voltage of the DAC effectively varies the
trigger point at which the comparator flips. T hus the timing re-
lationship between the two signals can be programmably cor-
rected (or deskewed) by varying the code to the DAC of the
AD7228A. In a typical application, the code is loaded to the